????

Your IP : 18.216.31.88


Current Path : C:/Windows/System32/drivers/
Upload File :
Current File : C:/Windows/System32/drivers/cht4dx64.sys

MZ����@���	�!�L�!This program cannot be run in DOS mode.

$Ѽ��������������������������������Ժ����Ժ-����Ժ����Rich���PEd�”Y\�"0@


`g�`A\0P@�$P!P�8�.text�� h.rdata�@H.datahb ^@�.pdata$�l@HPAGEFW����t@�INIT�0 b.rsrc@@B.relocP@BH��(L�D$XH��mH�H�
rI�P@Aǀ��H��qH��hH��mH��`I��H��mA�@��mA�@d�%8p�%5p�%�q�%�q�%�q��m�p��A�`fA�@HA�@afAǀ�fA�@QA�@SA�@WfA�@ZA�@0A�@A�@YAǀ�Aƀ����tH�
���=����=��t	H�
����H��(�������������̅�t��t��t���øfA�@A�@3��������@SH�� H��j��tH�
���2=H�� H��(f��2�f��tH�
���=�H�� [��������������H��HH�D$xH�D$0H�D$pH�D$(L�L$ E3�����H��H������̰��H�\$WH��P�d$pH��3�H��H�
�nD�BX�e�A��H��H���;H�}nH������H�
Ȼ�c<L�\nL�L$p3�H���;H�>nH�����T$pH�
»�-<D�D$p3�H�
nL�`n��H�nH�%n��m�n��m�n�D�
�mH��m��mD�
�mD��m�L$H�D$@H�T$8�L$0�D$(H�T$ H��mH��m�
�mH�
B���m�;2���H�\$`H��P_�������H�\$H�l$H�t$WATAUAVAWH��@�B3��BH��L��D�u����<t��H�
k��&;�C�rH�
���;3ҍJ��B3��3m��H���H�
{�HD���:�EV3�3��m��H�۹H�
��HD��:D�s��RH�ʅ�����������A+�����
��������t������k��H�
���A�E3�H��A��@���y�B@�-�iH��@�-�m�Zl@8-�i���=�iD��9=�kD��B=�k����;=�kD��@��DG5�kA+�D�NiE�ƋQiA�D�
CiH��@�l$0D�d$(�D$ �@��t��m��H���k��u����@��2t@���E�@2�A�E�t�a���H�
��I9A�3�@8-�h����@8-�ht	@�-�h�*H�
ֶ�9f�%�lW��nl�ibf�CA��@H�
���8��H�
��H�
h���8H��A���X�BH����jL��I��3��8L�\$@A��I�[0I�k8I�s@I��A_A^A]A\_��H�\$H�|$UH�l$�H���H��H��H��uH��uH�
n��I83�H�M�A����H�e�H�<����e�L�E��e�E3�H�E�H��H������E�H�E�H��H������E��H�E�H�h���H�E�H����H�E��E��E��E�f�E�� 7L��$�I�[I�{I��]�H��i��I��D�HH��t
I#�I�H��iH�
�iH��t
I#�I�H�
ziL��D��I�� H�
ѳ�L7L�eiH�>iHiD��M�L;�rH�
�� 7L�1iI��M�L�,iD��L�iH�
��6��H�\$H�l$H�t$WH�� Hc�H���~D3ۍ{�+H�
���6��%�}�ȃ�����uH��tH�
��6��H��H;�|�H�
˷H�\$0H�l$8H�t$@H�� _�r6��L�D$L�L$ SVWH�� 3�H�B�H=���H��
�G���x4H�Z�H��H��L�L$X3��46��xH�H;�wu@�<3�@�<3���H��t���H�� _^[���@SUVWH��H��H3�H��$�H��$�A��L$ I��H�L$0H���+A�H�T$ H�L$0�^3I��I��B�<u�H��H�L$0�C3D��H�L$0H���33H��H�L$0�)H��$�H3��4H�Ĩ_^][���H�\$H�l$H�t$ WE3�H��L��H���H��E��D8	tH��L��D8u�A��E+���H����A����A�@�B�<=��u?A�@�B��Ȁ�=A������D+�A�؃���u��=t������u�=t�D+�A��A��E����A��L�T$��B���=�]��/u�?�?��+u�>�6�A�<w����A�<w�����A�<	w����������@�A�
��I��ƃ�r�D�T$�D$A�ʊT$������
ȋ�Lj(���A�€���
Ȋˆ/�NJL$��?��
Ȉ/��A;��?����	�T$D�T$����H�T$��B���=����/u�?�7��+u�>�.�A�<w����A�<w�����A�<	w�������xQ��@tL�
A��H���D;�r��D$D�T$�T$A�������
ȋ�Lj(��u����A��A
҈/�Nj����������H�\$H�l$ H�t$(_��H��H�XH�pH�xL�p AWH�� M��L��H��I��I��B�<u�A���90���I�A���t\��B�����A�A����A�™�����4@���IgH��H��tCD��H�OH���.���Hc���xI�I�3�A�6�LA�B�A��+���p���gH��H��u����&H�OD��H���4��y���H���g������H�\$0H�t$8H�|$@L�t$HH�� A_���H��H�XH�hH�pH�x AVH��03�L��H��H��u<��D�D$ H�
 �D��M��H����1����H�\$@H�l$HH�t$PH�|$XH��0A^�H�Ƌ�8t
H��H��8u�+�t�M��t��G�+����A;�~��H�
��i1@��t9��H�
���U1��A�<	w����A�<w����
�A�<wC���A��Lc�I;���L�FI��L�N�3L+�A�H�A��A�<	v/�A�<w����#��H�
����0��������A�<w���B�<	w����B�<w����
�B�<w"�©��I��
�A�
I��K�I;�|������������H��H�XH�hH�pH�x AWE3�I�؋�H��H���\���TH���K�����L�=���E����,R+�����A��E�CA��A��A���2H��B�8�A�@��2D�ȃ��0H��H��H�B�:A�A��A�1A�0��H��H��H�B�:A�A��A�0��?B�8A�A��D;��y�����u7A��A��A���0�ƒ�H����B�8�B�:�
A�A��A��Y��u^A��A��A���0A�CD�0��H������B�8�A��H��A��H�B�:A�A��A��C�8A��
�A��A�A��A�������H�\$H�l$H�t$ H�|$(A_����H��(�0A��L��A��u�AxL�AI�ʋ��+�A��u�AbL�AI�ʋ�����������H��(���H��H�XH�hH�pH�x ATAVAWH�� 3�3�M��H���twD��A����D�L�5���I��I�H������3�H��t1I��8t	H��H��u�H��H���ҁ�
�H��tI��H+��	3���
�3Ʌ�HI�H�����I��u�H�\$@��H�|$XH�l$HH�t$PH�� A_A^A\��H�\$H�l$H�t$WAVAWH�� �M��I��H����3��<=t;�s�ËÊ��u�<=D��tA�H�
p��{-3��LM��L��I��H���r-�3�Ë�H�I��9t;�s�À<;u�;ݍC�EÀ<8t�H�
O���H�\$@H�l$HH�t$PH�� A_A^_���H�\$WH�� ��H������~�ψH���H��u�H�\$0H�� _��H�\$H�t$WH�� 3�H�
\\A�T艥����L�ݲ��H�
T\�/���L�Ȳ��H�
C\����H��_H���H�=�L��H�
!\��]LD����H��_H�
\�ր�^HD�L������L����H�
�[���L�z���H�
�[���L�U���H�
�[����N�H�^�H�
�]H�\$0H�t$8H��]H�H�
�]H�H�
�]H��]H�� _��H��(�%�Z��B3���]�=�ZuV��B3��]�=�Zu3��B3��]�=�ZuH�
<��G+2�� H�
L��H�
��H�
���%+�H��(���@SUVWAVH��pH���H3�H��$`3���|$@A��E��H��H����H�
]H����3�A�蕣��$�D�ˈD$0E�Ƌ�$��ՉD$(H�΋�$��D$ �
D���D$PA��D��E+���A����H��\E��L�L$@H�D$`AE�H�։L$hD��LFH�
�]�)E��H�D$xA��A�A��A�<A+�A�΃�E��E�y]��$�H�T$P���MH��$`H3��6)H��pA^_^][�H��HH�z�H3�H��$0H�
�[3�A�苢�����D$ ��D��A��A+Ѓ�E��E�H�T$ �L$8H�
�[H�L$0���	MH��$0H3��(H��H��H�\$UH��$����H��@H��H3�H��0E3�H�څ�����th��tE���%H�
:[3�A��ա�D����A����A+�D�ȃ�E��EʉL$8��H�
�Z3�A�虡��H����H�
�ZH����3�A��i�E3�3�H���8�rZ��nZ���iZ��+�D�ȃ���E�D
�[�QH��[HuL�������3����H�
\Z3�A��3���Ћȃ�D��+ʃ���E��D$8H�1ZH�D$0�D$ H�T$ A���wKH��0H3��'H��$PH��@]����H�\$UVWH��PH�N�H3�H��$@3�A��A��H��H����H�
�YH����3�A��B�D�Ƌ�H����ظDY��@Y��;Y��+ʉD$0���Å�E��Z�=Y�D$HH�MYH�D$@tPL�GL�L$ H�
�ZH�׃d$ �f&D��H�D$X�GA�����D$0A+Ћ΃�E��E��*Z�L$`H�T$0���JJH��$@H3���%H��$pH��P_^]����@SUVWAVH��0H��H3�H��$ @�:I��@��?E��H��H��@��?wH��H��r
H�
���?&�@�׃� ������������� ������tr��t5��
���VH�
?���%H�
c���%A��H������H�
g���%3ҍJ�X���H�
���%�AH�
���%�H��u
�%�m�N(��D�N��D�V%�D�F,�����T����%�������A�A�Aʉ�TD��TD�
�TD��T�C��^$H�
����
%3�f;���H�
+��V����vH�
�����$@��u\H�
8���$H������$�D�C��A;�vH�
1��$�{�1H�
`��$H�KH��L��L���$�C�
H���c�C@�s�V�^$H�
ҫ���[$3�f;�tH�
����H�
��<$�=�S��$�u
��H���F�
pS������U�XS������tY������u<L�L$ H��L������/����L�L$ H��L������������R���H����hSH�
bS���R�c��R�W@�v@��uH��t�C�@��H�
?��J#H��t�C��R���A��H���6��F3҉�R�J���H��$ H3��G"H��0A^_^][��@SH��PH���H3�H��$@3�L�L$4��H�D$8H�T$8�D$0L�D$0�D$4��H�VH�D$@D�L$4H��L�D$8��H�D$ ��D�L$0H�T$@A�H�
OS��H��$@H3��!H��P[���H��8H��UL��L�
�UD�@H�PE��A��A��E�M��tA�A������I���L$ ��A����s��u���d$ E3�E��I���R���3�H��8����H�\$UVWATAUAVAWH�l$�H��pH�Y�H3�H�E`D��L�X�H��A�?A��H�L$ �"�L�L$`H��L�D$ A����A����tL��A��H�L$`���L�
QL�D$`H�T$ H�
��B!H��TL��I�Պ�]�
SH�L$ ��L�L$`H��L�D$ A���^��tL���I��H�L$`�~�L�
�PL�D$`H�T$ H�
���� H�TL���I�Պ�^�
�RH�L$ �:�L�L$`H��L�D$ A����A�
��t� �E��H�L$`3��eH��E��H�
P3��eL��H�T$ L��H�
_�H���G H;�B��=R��t������=�QL�P�I��H�L$ ��L�L$`H��L�D$ A���V��t��E��H�L$`3��eH��E��H�
O3���dL��H�T$ L��H�
΢H���H;�L���I��H�L$ B��={Q�&�L�L$`H��L�D$ A������t��E��H�L$`3��dH��E��H�
�N3��sdL��H�T$ L��H�
Q�H���9H;�L���I��H�L$ B��=�P��L�L$`H��L�D$ A���\H�m���tL��H�L$`I���y�L�
�NL�D$`H�T$ H�
����H��H�L$`����uH��H�
aN���P��t�~PL��I��H�L$ ��L�L$`H��L�D$ A������tL��H�L$`I�����L�
NL�D$`H�T$ H�
��@H��H�L$`�E���PH�M`H3��^H��$�H��pA_A^A]A\_^]����H�\$WH��pH���H3�H��$`��L�X�H�ٺ?H�L$ �V�L�L$`H��L�D$ ���
3�H�L$`D�B
��bL�+��kM�?H�L$ ��L�L$`H��L�D$ ������tL������H�L$`���H�D$`H��H�€<u�L��L�D$`H�
M�>H��$`H3��bH��$�H��p_��H�\$H�l$H�t$WH�� H�5OA��H��3�A�A��譕�\$`A����E3�$��F�D$PȉFD�NL�Nˉ^�
�N��H�\$0��A#������~NA#��͉n�H�l$8ЋD$XȉF$A�A0ωV�~(D�N0H�t$@H�� _����H�\$H�t$WH�� H�5fNA��H��3�H��A���N�A��H�f�F�f��
�M�����A#����A#���M���ЉV�K�����A#�Ћ���%������ЉV�
�M�����A#����A#���M���ЉV�
�M�����A#����A#��jML�CH���H�N ЉV�D���d�{H*u�F��=+Mtω~H�\$0�0H�t$8H�� _����H��H�XH�hH�pH�x ATAVAWH��@H���H3�H��$0L�5M@��I��3�A�謓A�F3�A�C@��t�=Ju
A�F���A�FfA�^A��A�^H���nC4I�FA�0fA�^A�^fA�^�
lL�����A#����A#��VL����A�V�
FL�����A#����A#��0L����A�V@���d�sI���i��������L�
RMI�v0����L��I����H���q�A�o�H��H��t1��8tH�H+�u�H�¾
�H����#�H��tH��H+��H����
��΅�M�~1L��L�
dJLI�L���M�H��I����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L��MI�I��2M��=~H��
A��\$ E��H��$03��ؑE��H�L$03��ɑ��H�L$ ���A�H��$0A�����L�D$2f�D$00bA��H��$0�3�D�L$ O�$>I��L��H���0�L��M��t*H��A8$tL�H+�u�H��H����#�H��t
L��L+���΅�L�L$0L��H��MI�I��M�L���O�<&I�����H��M���]H��A8�3L�H+�u��&I�v0������L��H����H��H��t5�׽8tH�H+�u�H��H���с�
�H��tH��H+��
H����
���HI�L�{1�B	L�
�JI�v0����L�+�I����H����H�ýH��t1��8tH�H+�u�H�¾
�H����#�H��tH��H+��H����
���L�
�JM�~1��L�ԚL��H��LI�I��M�I����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L���H��2L�O�<&I���O�L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L�Y�H��L�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L��H��L�O�<&I�����H��M��t.H��A8tL�H+�u�H��H����#�H��tH��H+��H����΅�HI�L�{M��UI�v0������L�
kEH��L�	��4��H�ýH��t1��8tH�H+�u�H�¾
�H����#�H��tH��H+��H����
��΅�M�~1L��L�
ELI�L���M�H��I������L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��II�I��2L�9AD�!L�
0HO�<&I��L�a�I��H���V��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+����L�
�G��H��H��II�I��H��L��L�O�<&I������L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L�ڗH��L�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��II�I��L�O�<&H��I��L�
MCL�.��9��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L��H��L�O�<&I������L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L���H��L�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L�s�H��L�O�<&I���1��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L�
BH��H��II�L�4�H��L�O�<&I������L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�L��H��L�O�<&I���z��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L�
^AH��H��II�L���H��L�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L�
�@H��H��II�L�n�H��L�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L�
�@H��H��II�L�/�H��L�O�<&I���]��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�I��L�L��O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�I��L�L���O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�I��L�L���O�<&I���U��L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�I��L�L�I�O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�H��H��II�I��L�L��O�<&I�����L��M��t)H��A8tL�H+�u�H��H����#�H��t
L��L+���΅�L��MI�I��M�9!>u[O�$>H��I��L����E��H��M��t/H��A8$tL�H+�u�H��H����#�H��tH��H+��H����΅�HI�I��L�I�W�H�
u��`A�O�A���A�NH��$0H3��
L��$@I�[ I�k(I�s0I�{8I��A_A^A\��@SH�� H�;@3�H��A��ӆf�F�A��E3�D�C�
�?�����A#����A#���?���fD�CЉS�
�?�����A#����A#���?���ЉS�
�?�����A#����A#��n?����A�@0�SH�� [����@SH�� H�?3�H��A����K�3��CA��H�Cf�@��
�<�����A#����A#���<���ЉS�
�>�����A#����A#���>���ЉS�
�>�����A#����A#���>���и0�SH�� [��@SUVWAVH��pH�6�H3�H�D$h3�I��H!\$ I��L����tT3�H�L$(D�B?�8��΋�I�L�L$ +�L�D$(�����t7�L�D$(L+�H���B�+�uH����u��t0;�r�H��H�
z���H�L$hH3��CH��pA^_^][�L�L$ L�<�����H���o��3������H�\$H�t$WH�� D�H��A��A�?E#�H��A��E+�H�H�{3��A�H��A��sRE���^�A�H���B�J����B������ȉ
H�RA���u�H�KH����3�H��D�B8�E�A���A�H���B�J����B������ȉ
H�RA���u֋H�K�CPH�׋C�CT�A�H�S�B�J����B������ȉ
H�RA���u�CH�\$0�H�t$8H�� _��@SH�� 3�H��D�BX�`��C#Eg�C�����C�ܺ��CvT2H�� [���H�L$SUVWATAUAVAWH��8D�QH��D�ID�AA���A3�A#‹A3�D�c���$���x�j׉T$ȋS��A��A3‰�$�A�D�D$ #�D�L$A3�D�T$�A��V���D�C�A��D�D$3����#�A3�A�E���p $D�KD�D��$���3�A��D�A#�3�A�E���ν�D�SD�D�T$��A3�A��
E�A#�3�A�D���|�DЍ�*ƇG�SA��A3�A��Eщ$A#�A3�A��A��A3��A�#�A3�‹kA��F0��D�k D�s(E���F��s0E��ؘ�iD�{4��A3‹{8���#�A3�D�S$�D�T$D���3�A��
D�A#�3�A�D�E����\���A��A3�E�A#�3�A�D����D�DЍ��[���S,A��A3��T$A��E�A#�A3�A��A��A3���A�#�D��A3��A��"�kD�A��3�A��
D�E3�A#�A3���A���A�D#�3�D3�A���q��E�E�A��D�A#�A3�Nj[<D���Cy�A��D�3�A��E�A#�A��3ʁ�!�I�A��
A�3�A#�A3�b%�D���Ƕ��$�Ћ����3�A#�3�@�@�$D�A��	D�A��3�#���]/�3�QZ^&D$D�A��A��E�A3�#�A��SDA3��$�D�A��A��E�A3�A#�E�����A3�A��A���A�3�A#�A3�A���	ы�3�A#�3��D���A��D�A3�#�3�E�����D$D�����!Dȍ��7�A��A��E�A3�#�A���
��A3�D$E���ZED�A��A��E�A3�A#�A3��E������	Aʋ�A3�A#�A3�D������$�Ћ����3�A#�3�A�D���ogD؋�A��D�A3�#�3�A�D�A��A��E�A3�#�A���L*�A3�D$D�A��	E�A��A��A3�A#�A3��D�A��E�A3ʋ�A#�A3����A�3ʁ�B9��A�D��8�D�A��3�A��D�A3���q�A�D�A��E�A��A��3�A��D꾤A3�"a�mD$D�A��E�A3ʋ�A3�E�����K�E��`K��D�A��A��	E�A3�A3��$��E��p�����A�3�D$D�A��D�A��A��A3�D���~�(3��D�A��E�A3ɋ�3�A�D�A��A��	E�A3�A3�A�D�A��E�A3��'���$�D�A��E�A��A3�A3��0���$�D�A��E�A���A��A3ɋ�A3�$�A����	A�3�3�L$D��9���A�����E�A��E���|�D�D��eV��A3����Aʋ�3�A��D")�A3��D���A��D�A3�A3�D����*CD$Dȋ���A��	E�A���#��A�A3��$��A�����A�E��9����A3��D�A����A��
D�A�3��ȋ���A��A3�A�D�A���A��D�A�3��D���Y[eD�A�����A��D��}��Eȋ���A���]��A�A3��$��A�����
A��D��A3�A��A�D�D����,�A��A����D�A�3��$��A��C�A�����A�D�E3�A��O~�oE�D���NE�A��D�A�3��D�E���~S�A��
����E�A�A3�$�A�����A��D��A3�A��A�D�A���A��D�A�3�D$D�A��E�E�E3�A��5�:�DD$A���E�A��
A���E�A�A3����*D$ЋD$A���L��$�A��A3ȁ��ӆ�L$A�AʋD$����A�A�D$�A�A�D$ A�A�AH��8A_A^A]A\_^][����H��H�XH�hH�pH�x ATAVAWH�� H��A�؋	H��W�ى;�s�‰W�����‰G��?tyA�@H��D+�H��H�A;�sL����E��E���{H�oA�H���B�J����B������ȉ
H�RA���u�L�H��I���$���I�A+��H�oL���@rp��H��A�H��ENMF E N0M0�B�J����B������ȉ
H�RA���u�H��I�����H��@��H��u�D��H��H��H�\$@H�l$HH�t$PH�|$XH�� A_A^A\�z���������������������ff�H;
Y�uH��f����u�H����̹�)�%c��%U��%G��%)��H��(M�A8H��I���
�H��(����H��(A�L��D��L��A��tA�@McP��L�Hc�L#�Ic�N�H�B�HH�B�T��t	�ƒ��L�M3�I���F���H��(��%j��%���%V��%H���������L��%���ST�����������������H��H�XH�pH�xUATAUAVAWH�h�H�� H�2�H3�H�E3�H�L$pA��D�B0�Ex���4E3�H��H��uH�
i��T����]H�=�2�0��tH�
x��3������:H��.���L�D$T��D$PH����b�T$TH����PD�L$PD��A�Ѿ�A��	D#��A��A��P��FȀ��
F2A��PH��DF�A��D����)2�"2�����c��tH�
��������-@"�<@t5���H��-������������ ~H�
Զ�?������@"�<@u"���D���D���H�
����H�
��A��A����A��A�ȋ���A�A;�u�H�
--�B�Ɖ�h0�D	,$��A�ȋ���A�A;�u�H�
-�B�AƉ�p0�D	,$E��A������A�A;�u�H�
�,�B�Alj�x0�D	,$H��,��x0E����0H�D$hD��H�D$ H���?L�ȅ�y��H�
L��0��0;�u�/D���H�E���0E3�D�t$@H��D�l$8H�D$0H�E�H�D$(D�t$ �E�
�d��yH�
���������:0A�E��H����M��yH�
��H�T$XH�L$\����y5��� H�
����ۉt$\������\$X�S�����\$X�t$\��H�
��;���3�H�M�D�B0�t��/L�E����E��%���Á����'Ɖ\$0
D�t$(�E�A�0H�E�H��H�D$ �m��y��H�
�������M�A���ы���A#��A��������A#���M��D���E#‹���D�����A#��A����D�A;�tH�
v��a�����.L�E��\$0A�0D�t$(H��L�l$ �E���E��tl��y��H�
�����A�B�H��E�A��FH�\*ǀT�D	,$H�F*��H�9*��������D	,$H�*��H���-.�K��yH�
��H���D�	.H�D$`��-E3�D�t$@H��D�l$8H�D$0H�D$PH�D$(D�t$ �D$P�b���C�L$`���7�����E�ŋ�A#�D���u�E����H�
�D�������H�_)���}H���D$PE3���H����H�ωG�D$P�G�kcL��|H��L��<H���SA��D8��vHc�f�LGA����;�|�A��D8��v9Hc޹hL����#.H�����@�pA�H�8f�H
���;�|�D��,E3���,H���]��yH�
:��,A��D8��vPI��A;�wHc�H����Ff��t&D�v,E3��k,H�����D$ ��FfD�n���A�;�|�H�,I��HcHA;�w��H���H��+D�l$HD�|$@�HH�D$dH�D$8D���KH�ED�
�+H����+H�D$0D�t$(D�l$ �T@��y	H�
���V�SE��D�E�Mf�C�D$df�C�CH�CN�CLf�CRH���D�@Hf�HLH���D�@Tf�HX��H�
������A��H�MH3��#���L��$ I�[0I�s8I�{@I��A_A^A]A\]���H�T$L�D$L�L$ SH��0H�B�H3�H��$ H��H�L$ 3�A��RpL��L��$P��H�L$ ���l���3҅�x+Hc�H;�w#��$H�
	�D�H�T$ ��$�5���H��$ H3��e���H��0[�H�T$L�D$L�L$ SH��0H���H3�H��$ H��H�L$ 3�A��oL��L��$P��H�L$ ������3҅�x+Hc�H;�w#��$H�
%�D�H�T$ ��$���H��$ H3����H��0[�H�T$L�D$L�L$ SH��0H���H3�H��$ H��H�L$ 3�A��
oL��L��$P��H�L$ ���$���3҅�x+Hc�H;�w#��$H�
��D�H�T$ ��$���H��$ H3�����H��0[�L�D$L�L$ ��H�\$UVWATAUAVAWH��H�J�H3�H��$�H�-)3�E3�H�T$XE3�L��D���A��t!A��tA��t�t$P��5_�H�=�F�
�5T�H�=݌H���H�
���:�����r
���D��(H�D$`��(E3��D$@H��D!d$8H�D$0H��$�H�D$(�D$ DŽ$�
�\�؅���H����!\$0�����D�t$`3�D�d$aH��D��E��L#�A��E��H�|$(��D�|$ �Q�؅�uYH��tTI�ǻH�����D$P;�s��H�L$PD��H�L+�3��"m�d$0H�D$PH�D$(G�7E�ĉ\$ 3�H���NQ��H�D$XE�eD�0��xH���H�
���	��H��$�H3��7�H��$H�İA_A^A]A\_^]�H�\$WH�� H�+#H�ً�����
����@��%�ظ������@����@��H�ˉ�D��<�_����tH�
ª�m�H�
�"�������?�E��H��Mb�cX��i�@B��L��f��PH�\$0H�� _��@SH�� H�s"H�ً���rH�
������H�L"D��DH�>"D��HH�0"��LH�#"��P�D;���E��t4D;���A�@�A���z�D;�tA��A��u����8���D��@#�8H��!D���H��!D���H��!D���3�D�CXA����A��i�����A��3�f��(D�CXA����A��i���A��3�f��*A��D�CXA���i�����A��3�f��,D�CXA����A��i���A��3�f��.A��D�CXA���i�����A��3�f��0D�CXA��A��i�����A��f��2H�� ����?����"ˆ�4����"ˆ�5����"�"ˆ�7��63�� D��H�
<��
A��H�
���H�� [�L��I�[I�k VWAVH�� I�cI�CL�r 3�H��H��I�C9z��H�KHH�T$PD�CH���=
H�D$HH�����SPH��H�H��L��H�T$HL#�H��H��L�H��H#�I��L�H��I��H��H#�H��L�H��H��I��%�H�H��H��%�Hȸ�H��H#�H�H��L�M����;{�>����C�#�K�������H�N������$3�H�\$@H�l$XH�� A^_^Ë�H�
����������H��H�XH�hH�pH�x AVH�� D�‹�H�P(A��3�DD$`E���wH��H��u3��N��t-�����$H��H��uH�
R��M���D��3�H���hH�D$XH��tH�M��3�H����gH��H�\$0H�l$8H�t$@H�|$HH�� A^���H�\$H�l$H�t$ WAVAWH��pH���H3�H�D$`H�&"H��H�=4"3�D��HcH��wH����+H�C A�@L�s0D�D$0H�K8H�D$(��L�t$ E�H�����H�C(H��uH�
8��s���I��UH�D$(L�D$@�T$ E�ϋ��H����'��!H�D$@�D$0'L�D$@�D$(A� H��H�D$ �[_��y��H�
����댋L$H�ы����c�c�c�c�cH��HC(H�CP����������щS3�H�L$`H3����L�\$pI�[(I�k0I�s8I��A_A^_�H�\$H�l$H�t$ WAVAWH��H��H3�H�D$pH�� H��H�=� 3�D��HcH��wH����+H�C A�@L�s0D�D$0H�K8H�D$(��L�t$ E�H��a���H�C(H��uH�
�����I��UH�D$(L�D$@�T$ E�ϋ��H����'�F H�D$@�D$0'L�D$@�D$(A�0H��H�D$ ��]��y��H�
���댋L$H�ы����c�c�c�c�cH��HC(H�CP����������щS3�H�L$pH3��s�L��$�I�[(I�k0I�s8I��A_A^_���H�\$H�l$H�t$ WAVAWH��pH���H3�H�D$`H�6H��H�=D3�D��HcH��wH����+H�C A�@L�s0D�D$0H�K8H�D$(��L�t$ E�H����H�C(H��uH�
(�����I��UH�D$(L�D$@�T$ E�ϋ��H����'��H�D$@�D$0'L�D$@�D$(A� H��H�D$ �k\��y��H�
���댋L$H�ы����c�c�c�c�cH��HC(H�CP����������щS3�H�L$`H3���L�\$pI�[(I�k0I�s8I��A_A^_�H�l$H�t$WATAUAVAWH���H��H3�H��$�H��H��L��$(3�H��$0E3�L�-�HcHD�D$p�T$q��wM����VDH�F !l$0H�N(H!l$(��D�F@���E3ɉVDH�D$ �V���H�FH���JH����D�GH�G(A��H�D$xA��H�O0D�GH�T$xF��@�H�G H��uH�
����]�O���OH�GHH��u	H�
���9ov;E3���+H�OHI�H�GHI�<t
��I��;or����H�
��M�H� ���o����M��uE3��AE�wFH�AO�NXH��u3��H�G(A���L���{M�ĉL$h��$8D�t$`�L$X��$ �L$P�L$p�L$H�L$q�L$@H��$�H�d$8�d$0H�D$(�l$ �&� H��$���D$0'@�l$(L��$�H�L$ I��D�M?�Y��y��H�
P��[����H�F��$��f�NDH��F
�F��$�f��f��@�nf�Vf�FH��tN��$�I�̓g������H�׉G����tH�
����녋WH�
�����F�VD��H�
���E����3���H��$�H3����L��$�I�k8I�s@I��A_A^A]A\_��H��HH��E3�L��HcH��w��M���E�AI����I��H�D$8�D$0�D$(L�L$ A���-��yH�
8�����3�H��H��H�\$H�t$H�|$AVH�� A��D�AL��H���9���H��H�H��H��uH�
����3��-H��3�D�GH�G�u_H�OI�H�H�
���E���H��H�\$0H�t$8H�|$@H�� A^�H�\$H�t$H�|$AVH�� A��H���qL��H�pH�H��H��uH�
��9�3��,H�FL��3�H�G��^H�OI�H�H�
�����H��H�\$0H�t$8H�|$@H�� A^����H�\$H�|$UH��$����H��PH�o�H3�H��@H�d$HH�D$@H�D$(H��H���H��E���D$0 D��vE��A���D$@D�A������A��A��D$D@Aȋ����������E��A���D�A��A��D�H��D�L$P�H��H�d$ f#�f�L$TA������A��f��f�fA���fA��f��fA�fA��fAȉD$Z�Cf�T$XH�T$ f�L$VH��f�D$^�g.H��@H3����L��$PI�[I�{ I��]����H��XH�*�H3�H��$@D�
�H�D$@A��E����	H�D$(��E3���A����E#����D$0A��L�\$ ��A�A�A����E#�AɉT$D��D$@��L�\$H�L$PH�T$ H�
]D�\$T��CH��$@H3���H��X����H��8��D�L$XH�
L�L$XL�L$ H��VE��D�������H��H�
�HD�H��8�����H��(H��E3�L��HcP��wL���H����H}H������H}�$I�PHI��A����H�ИH�
��HD�H��(��H��H�XH�pH�x UATAUAVAWH��h���H��pH��H3�H��`H�E3�L��D�L$$D�D$(A��f�T$ HcH��w��I���A���H��D�c��A�����Hf�L$"��wE����I���
#�[H��L��H�D$`E��vA���A�H���H�D$HA�L�|$h�ƃ�tR���H�E�H�D$0H�E�H�D$8t�D$P@L�u��D$`0L�}��@A�0�D$P8�D$`(E�~��$A�0�D$` D�t$PA��L�t$0E�~�L�|$8D�T$$��@A��EщT$dA��A��%�A���A��%�A��A������D$ f��f�D$t�D$"f��f�D$v�L$pA��D$xA�@�D$|H���A�PD��D�D$(A��E��L�A��I��I��%�M��I��A��L�I��$I������M�L�M#�I����%�?M#������L��I��A��H��H���H#�L�A��I��H#�Lȋ�I��L�H��L�I��I��M�I��M�L�M�������t`��t	����H��A��H��H��I#й�H#�@��H�H��H��H��%�I#�H�H��H�Hׁ��I��A��kH��A��H��H��I#й�H#�@��H�H��H��H��%�I#�H�H�D$0H��H�H�H����H�D$8ˉ���P�ω]��}�H�d$@H�T$@I���:)H��`H3�����L��$pI�[8I�s@I�{HI��A_A^A]A\]���@UH��$����H��PH��H3�H��@H��E3�L��Lc@A��w��N����
rH�D$@�hA����H�D$(��A#����D$@
 	��D$H��@�T$DA�B%�D$P���D$LA��v���D$X��A#���D$`���L$d�
������A#����D$h��A#����D$p�
�ЉT$l�����D$x��A#�����A#����D$|��E�AȉT$t3�D�D$TD�D$\�E��E��E�?f�d�J�D�IH��H��	|�H�d$ H�T$ I���D$0P��=H��@H3����H��P]��H��H�XH�pH�x UH������H��PH�?�H3�H��@H��H��3���HcH��w��H���3�H�L$@3�H�D$ A�H�D$0�$VH�D$@A�*H�D$(H��D�D$0�xt	�@f�D$43�H�L$@��UH�fH��f����V�D$@��Zf�D$D�CT�D$F�CXf�D$J�D$L�D$Pf�t$T�CT�D$V�CXf�D$Z��D$\��V�D$`��Zf�D$d�H�T$ �D$f�JH��@H3�����L��$PI�[I�s I�{(I��]�@SH��PH��H3�H��$@H��H�D$@H�D$(D��H�T$ L���D$0E2��D$@ D��yA��C�@A����A�D��A�������H��H��D�����A���D���%�A�������D�� %�D�D�A��@D8�
D�D$DtA�A���=~
tA�;vA��A��A��A�����
HH�ˉD$LA��+ƒ���H�T$ DE�A�D�L$H�R;H��$@H3��~��H��P[��H��H�XH�pH�xL�` UAVAWH������H��PH���H3�H��@D�RH�D$@H�d$ H��H�d$HD��H�5?I��H�D$(E���#A����E#��I��A��M#ǁ�fA����I����D$0(A��D$@�T$DA���H��A�A����I#�E#�A��A�A��ȃ��L$PH����vI#�f��f�D$TH��H��H�fD�\$VH��H��I#�I��H�H��I#�H��H�H��H��H�H��H��H��I#�I#�H�H��H��L�H��H�I��H��H��I#�H�L�H�T$XI��H��H��I#�I#�L�H��H��I��H��H�H��H��I#�H�I#�H��H�H��L�H�T$ L�D$`�`9H��@H3����L��$PI�[ I�s(I�{0M�c8I��A_A^]�H�\$WH�� H�=��*��H�����1H��x�%��H�\$0H�� _�H�\$H�l$H�t$WATAUAVAWH�� H�13�D��L����D��D�����L��`B�T����8�l�Z��L�����t��u:A�8�M��u1A�x	u*M�p�$���3�H��L�ȍA����ʼn��E��M��I��I���5��t@8=�A�u`��h3�����������h��uL��x��lL��`�H�`L��`B�T���l���:�uE�/�����h3��������h��uH��xD0�lH��`�
���H�`��tE����)��r+��������H��������	<$����)�������n��m��t��ш�nH�t��։���	<$E��tA�����@�Nj�H�\$PH�l$XH�t$`H�� A_A^A]A\_���@SH�� H�T$8H���@�T$8��t D��H�K �ƒ<�t�$��B3�3I��u�H�� [����H�\$H�l$H�t$WAVAWH��0H��	3�H��	����9xt�hH�
����G��H��	H�
�D��^��]�%���D���!=z	H��!=i	!=g	��A�E3�E����H����A�W"3��A�A��H�������H������M+�u�E�Nf�l$ E����H����A�V@3�����u��tuA�fA����H�
���~����H�
���l��H������3�3��H��H�
���P���?���=�t腩����tH�
���!��A���b�b�'�W�3�3�螫���B3��*3�8�AEǀ=�t����3�D���0����:3���3�H�\$PH�l$XH�t$`H��0A_A^_��@UH��$����H��PH�(�H3�H��@H��L��D�HA��H�d$HH�D$@H�d$ ��H�D$(A��%�����D$0(��A��%�A��A��D$@����D$D@A���L$P��A������A��A����D$TA���f#�I��f�D$Xf�D$`��D$Z�Bf�D$^��D$b�BH�T$ f�D$f�YH��@H3�����H��P]��H��8H��H�
�HcP3���w��H���D�@A����D$(�D$ �>��yH�
���B����3�H��8�A�3�D��E��A;�vdA��A#Ƀ� w*tA+�t=A+�t��t��t
��u6���1���,���'��@t��@t��t�u
A����	���E�D;�r�Å�u3�Ëы���%��E��E�A��A�����u��A���D��A�@�A���ʁ��DEʅ�A��A��AE����D�@�DE�����AEɅ�A�@�AH���H��(����tH�
���+����XH���$��t��m���H�^������$���u����u��]���u��8�����u�H��(����@SH��0D�BH��D�JE��D�RA���A��%�A��D�A��%�A��A�A����L�BD�H�#~A��D�\$(%��A��%�A��A�����E���A��A�‰L$ %�H��D�A��%�A��A�A����D��V��H��0[ø��uE����u<�@��u3� ��u*���u!���u���u���u������D��A��A�у�D��A��$A��DD�A�ȃ�$A��ADȋу�$A��Dыʃ�$A��Dʋу�@$ A��Dы���$@A��Dʋ���$�A��Dѹf#�����f��A��Dʺ f#‹���f��A��Dѹf#�����f��A��Dʺf#‹���f��A��Dѹf#�����f��A��Dʺf#‹���f��A��Dѹ@f#�����f��Dʋ���fE��I����D�ɋ��у�D��fA��$��fDD�A��f��$A��fAD���f��$A��fD�D��fA��$A��fDD�A��f�� $@A��fAD�A����f��@%A��fD���fA�A�@%A��fD���fA�A��%A��fD���fA�A�%A��fD���fA�A� %A��fD���fA�A�%A��fD���fA�A�% A��fD���fA�A�%@A��fD���fA�%�fDѹ��f�A��fD����@SH��03�D�
��H��H�
�D���D$(�H�D$ �E�ZH�
������%f;
Bt�Á��~���H�
k�����2��*�H��0[�H��H�XH�hH�pH�x AVH�� ��H��E3�3��t�@��ua��H���c�@��uP��@u���Ȏ�Á� N�Y��2tO��-tJ��A����A���:u�H�
F��A��H��t�EH�\$0@��H�t$@H�l$8H�|$HH�� A^��dt��u�����H�\$H�t$H�|$H�\$��H�t$A�H�|$f�A>3��A�A
E�S�A�AfD��A�A�A�A	�A"
�A&�A*�A.#-�A2<P�A6d��A:,�fD�R"H�B
H�Bf��B�B�B�B�B(�B$�B4�B0�B,�B8�B<���@SH�� �aD�ʃaL�уaA����E��$�D�A�D��A��f�A A���Y"����AD�A�J#A��sA�B A���A�����2�A�BE3�E�JA�Z$A�
���A�JfA�B����A�JfA�B����A�JfA�B���fA�BH�� [�H�\$WH�� ��A�sivb�ы
f����H��H��tL��3�H����CH��H�\$0H�� _��H��(H��t�sivb���H��(����H��8H�5�E3�H�
C�HcP��w��L���A�I<E�AI���2��D$('�D$ �"��y��H�
s}�����3�H��8�H�\$ UVWATAUAVAWH��PH��H3�H��$@I;PPL�T$@E�H��LF�H�L$0H��H�T$ I��L�D$(A��A�Á����A��A#���M����A���A��A����A#�I�����A�A�O�ы���A#�Ћ�A#��������A�RI�WL��H��I#�I��L�H��I��H��I#�L�H��H#�I��L�H��H#�I��H��H��H�H��H��I#�H�H��H��H#�H�H��L�M�BA����M�rA�A����A�۽�H��H��H��E��O�@C�L�O�@�ы�%���Ћ�A#��������A�C�L�0�ы���%�Ћ�A#��������A�VK�T�A��L��H��I#�I��L�H��I��H#�H��I#�L�H��H#�I��L�H��H��H�I��H��H��H#�H�H��H#�H��H�H��L�M�FK�T�(L��H��I��I#�L�H��I��H��I#�L�H��H#�I��L�H��I��H#�H��I��H�A��H��H��H#�I#�H�A��H��H�H��L�M�FI��H�������H�|$ ��H�t$(H�l$0�
I��E����A��L�@C�L���A�f��A#���Ћ�A#��������A�K�T�L��H��I#�I��L�H��I��H��I#�I��L�H��H#�I��L�H��H#�I��H��H��H�H��H��I#�H�I#�H��H�H��L�M�FH�VPH;�v0��+�+�H�T$@D��H�͋��@H�N(H�T$@H�D���{@H~(@��tH�'H��$@H3�����H��$�H��PA_A^A]A\_^]���H�\$H�t$H�|$AVH�� M���3�H��I��A��D�B �?A�fA����D���A���A����A�F�A����ODЋ��D��ȋƃ�E����A�N�O���A#�ы���������L$P�������� ���A�V�с��Ћ�����8��A#��H�����H�D$XA�VL��L#�H��H��H��L�H��H#�I��L�H��I��H��H#�H��L�H��I��I#�H�\$0H�t$8H�|$@H��H�H��H�����Hѹ�H��H#�H�H��L�M�FH�� A^�H�\$H�t$H�|$AVH�� M���3�H��I��A��D�B0�=��A����D��A���A�F�A������OA��D�D�E��G�����A�N �O���A#�ы���������L$P�������� ���A�V�с��Ћ�����0��A#��H�����H�D$XA�VL��L#�H��H��H��L�H��H#�I��L�H��I��H��H#�H��L�I#�H��I��H��H�H��H�\$0H��H�t$8���H�|$@H�H����H#�H�H��L�M�FH�� A^�H�\$H�t$H�|$AVH�� M���3�H��I��A��D�B �<��A����D��A���A�F�A���!���OA��D�D�E��O���A#�ы���������L$P�������� ���A�V�с��Ћ�����8��A#��H�����H�D$XA�VL��L#�H��H��H��L�H��H#�I��L�H��I��H��H#�H��L�I#�H��I��H��H�H�ȁ��H��Hѹ�H��H#�H�\$0H�H�t$8H�|$@H��L�M�FH�� A^����H�\$H�l$H�t$WAVAWH�� ��M��3�I��L��D�B@�:��$�H�
�q��$���D�����������D��A���A�F�A������OA����D�A��D˅�E�A�OI����A����������E���A#ҋ����������������A�v�E@��tD����tD���MA�A�W����fE+�f��fE+�fA�f��f�f����H��f#�H��fѸ@fD�H��fA��A��fA�fA�V�EDf��fA�FH�U ��L��H��H��L#�L�H��H��H��H#�I��L�H��H#�I��L�H��I#�I��H�H��H��H#�I#�H�H��HʋT$`H��L�M�F������$�A�0Ƀ�Aˋ�����$�D�� �A�F ��$�%���PH�D$hfAF�f��fA�N$L��fA�V&L#�H��H��H��I#�L�H��H#�I��L�H��H#�I��L�H��H��H�I��H��H��I#�H#�H�H��H�H��L�M�F(H�\$@H�l$HH�t$PH�� A_A^_����H�l$VWATAVAWH�� H���3�!|$`3�!|$hD��Lc@A��w��J���H�t�ǀ@~@�	<$H�_���D~�D$`H�N�ǀ@~A�	<$H�9���D~��L$`�D$h���L$`�D���|��L$`����l��L$`� D���[��D$hD�������D�E��xH���9xt
A��A������E��xH���A�΋PH��H�E��xA�ȸH��H���x0�F��D��%�A���	H��A����D��L�M�I��I�H�l$PH��H�� A_A^A\_^���H��XH�-�H�
>�HcP3���w��H���D�@A���.��D$@�D$8�D$0�D$(�d$ �)��yH�
|p�w�����3�H��X��@SH��@H���E3�H���E3��d$8H�� ƃm
H���ƃoH��`ǃ�@ǃ�0H�D$0H�T$(3�ǃ�ǃ�ƃ�D$ �A����tH�
�n�Ѽ����H�
�n軼����tH���0�����t	H�
�n�H�
�n艼����tH��x�0�l����t	H�
�n�H�
�n�W�����tH����0�����tH�
�n�X���3�H��@[���H��H�B�L��H�j�������y���p�U����C�	A���H�?������$H�d$0E3��D$(���A���D$ 
I���X,��uH�
������H�L$p�����H��H�H��H�B�L�у���H�������E3ۅ�yA�C��pH����L$p�����D	$�U����C�	A�����H��������D	$L�\$0E3��D$(���A���D$ 
I���+����H��H���H�\$H�l$H�t$WAVAWH�� 3�L��H��3��	A��L���H����/3��u�PD�H0��u/D8u#�K�z��x@��3���x��H��H؀�xE���
���uD8u
�{xuH������;�u%�����H��H�4��A+���v����
u$��	���o�H��H��H�4H�A+���	v��n��u3��JwdH������wTH��H�����H��A+���Jv��6��Jw1H���D�D;�s H��Hc�H��A���H�A+���Jvօ�ID�M��tI�H�\$@H��H�t$PH�l$HH�� A_A^_���H�\$H�l$ VWAVH��H��H3�H��$����A��A��D��H��E��y��$�ہ�3�H�L$@D�B@��1���D$0'��_�D$(��L�D$@��A�@�A�ց��������������$��L$@�����@���D$D���f�f����$�f�f��f��f�f�f�L$HH��$���D$J�AH��f�D$NH�D$@H�D$ �)�ȅ�u�D$H�������ȸ�;�s��H��$�H3��a���L��$�I�[ I�k8I��A^_^��@USVWATAVAWH�l$�H��H���H3�H�E�H�uwD��L�u3�A��L��H�M�A��D�B@�0�Mg�Ӂ��@�����E�����@�}ǁ�����%O��Ћ����O���%����������f���f���]of��f��f�E��U��C��E�M��u	�f�E��D$0'H�E��D$(L�E�A�@H�D$ A��I���Q(����H��tY�E���E�f�F��t9��t&��t��u8�E�F�E�f�F�EىF�E�f�F�EщF�E�f�F�EɉF�E�f�F
M��t�Eϋ�������A��M����������H�M�H3�譵��H�ĐA_A^A\_^[]����H�\$H�l$H�t$ WATAUAVAWH�� H�BH��xD�jH��H��H�D$P�I���u����H�}�����?����+C����D�sE3�A��H��H{(��thA�@A��E;�H��EB��HT$PE���/E+�t%�A�F3��D���uH�{(�H��@A��D;�r��A��HǨtH� �A�F3��D��C3����H�C �,�s�KD�sH�����Ή���$3���H�\$XH�l$`H�t$hH�� A_A^A]A\_���H��hH���H3�H�D$P3��D$0'H�D$@L��H�D$HD��A��A����A���D$(H�d$ ��o�A�A�����%�A��A�����L�D$@���$�ȉT$@��$�A����������L$DI���%H�L$PH3�蜳��H��h����H�\$H�l$H�t$ WAVAWH�� H��E�ً�A��D���m�D����D�P�� ;�B؋��S�H�h�A���D��A��A��A��A��A��A��Aʉ��$���A�@$�A:���A���E:���A�R�H���Y���t'�PH��L�D$H�l�L$H���������;�G؃�w3��_��� u�C ��������x��@H�
����H�
������;��%‰��$H�o���H�b���$H�U����������$�$H�8���$�JH�)�D��A�I�H��A������D;��%�Aȉ��$H�����H���D��D�$H�����L�S�H�������#ʉ�L�$H�����PH������#ʉ�P�$H�}�A�O�x��$H�\$@3�H�l$PH�t$XH�� A_A^_����H�\$UVWH��H�z�H3�H��$���A��3�H��H�L$@A��D�B@�*D���D$0'A����D$(���D$D@��A�@D���A������%oA��D�H��A�������o��%���D���$�f��D�f�D$HH�D$@D�D$@L�D$@H�D$ �g"H��$�H3��O���H��$�H�Đ_^]�@SUVWATAVAWH��`H���H3�H�D$PH��$�L���A���ؾD��E�3�A��A�� A��D��ND�A��A��A��D���A��A����D�E�A��3��D$0'H�D$@L�D$@H�D$HA�H�D$@�D$(A��H�D$ I���D$@��D$DD�t$H�v!�؅�t4���t���u��΅��H�o����0����I���=��D$H�ȁ�����������H��t��y��
����������utA;�to�0u�P���pH�����2���0���u��ً�΅������������2H��t��y����s���u��s�������H�L$PH3��r���H��`A_A^A\_^][����L��H��hH���H3�H�D$P3��D$0'I�C�M�C�I�C��D$(I!C�D�H�D$@��D$D� H�L$PH3�����H��h�L��H��hH�R�H3�H�D$P3��D$0'I�C�I�C�A��D$@�D�H�D$DE�C�M�C��D$(I!C��H�L$PH3�螭��H��h��H��(H���E3�D��<�A����tR��tA��t0��t=��t,��tD���H�]������<A�A��`�A�A��P�
A�A��@E�A��AuH��\�����A��H��(��H��H�XH�pWH��03��@�E3ɉXH��SD����Ѕ�uH�D$HE3�D�KH�D$ �SH���Q��H��������	$��y���*�|$HH�
ĶH��98����H����r�@�ǃ� tU��}t0��%t��-u{����ȃ�t��ui���������ȃ�t��uC��u��n����ȃ�tV��tJ��t0��t���t���tӃ�tǃ�t%��tD��H�9[H�������@� ����� ����D���������D���A�� sD���D$  H�[H��践��3�H�\$@H�t$PH��0_��@SH��PH�o���L�ы��A��d$h��E��A��I��A;�rD��H�Z�a���3�H��P[�E���H�D$hA���E3��D$@�d$8H�D$0H�D$pH�D$(D�\$ �D$p�H��u��D$h��������H��H�XH�hH�pH�x ATAVAWH�� H���E3�A��D��A��L��A�<A���t_I�X#�tLL�fD9c
t��H�CYD��I���X����M��tD��H�'YI���+���H�CH��t	I���ls��CH�� ��u�#�tH�
4�A�<�D	$$H�\$@��H�l$HH�t$PH�|$XH�� A_A^A\���@USVWATAUAVAWH�l$�H��H�(|H3�H�E�H��A��H�MwA���E�D��H�M�A�L�3A�����uJD�MoH�M��D$8'D��H�L$0H�M�H�L$(I���E�:D�m�D�l$ ������A���L�3A� H�M�E��3���"���D$0'��L�E׋�D�l$(��?���������%����E���A�D$�эH��U�A;�A��D�I��������E�H�E�H�D$ ��E3҅��S�M�A���ы���A#�����A#��A����A;�u9�M���������% DE�f���l���M�D��f���\��D���f�M�D���
������%��DE����D#�D���A#��A���M�D���D#�D���D���A#��A����D�D8UtMH�H�E�D�M�D��D�T$HA��D�T$@H�D$8H�E�H�D$0�Eo�D$(�D$ �f��xBf�C�E�f�CH���@�{@�{@�{�,���H�K�CE��@�sA��D�s�C���3�H�M�H3��\���H�ĘA_A^A]A\_^[]�@SUVWATAUAVAWH��xH��yH3�H�D$`A�)H��D���D��A�IA�� M��A��D�����A�J��A�B����E�J D��A�BA�у�A���A��D��A����DD�E��A��$A�B"EEبt"A�R���$�Ȋ���D��DD��D��A��A����������$A�B$D���r(A�A:�u
����;�E�B#A�A��E�J!�+��uA��E�B#�A�A�A��E�J!��A�A�A����#é����tD��H�MTD��H��薯��딽 H�L$@D��3��l�ϋ����o�A��������A#�����ȍE�E:��L$@AD�������D$DE:�u�����D��A��E#��A�����ȉD$HL�D$@��$�D�͉D$0A�Պ�$�H�ΈD$(H�d$ �C����tD��H��SA��D��H��������3�H�L$`H3��
���H��xA_A^A]A\_^][��H��H�XH�hH�pH�x AVH�� I��E3�I+�I��L��A��������Ⱥ����u��A����H�����ˉ��}�$E3�D�s�E��H�-C�A��H���3�A��A��u�;�G��A��
���H�m�ʉ��}�$A��H�mH�[A�� r�A��I��A���N���H�\$0H�l$8H�t$@H�|$HH�� A^����H�\$H�l$VWATAVAWH�� A��D��L��A����L�T$pA�����ߍ�h0��+�H
������uE��H��QI�����������V�J
�������A�����$�<@uA+�����@u3��A���H�
p�F�$�l0D��A��E#�E+�A���A��$H�G�A�A���tmD��A��A�ǃ|$xE�4H��I�zu	A�A��A�
A��$E�D;�u&H���D�A��E3��A��D	$H���A�L��I��u���te�|$xB�<u)H����H�T$`�D$`J���L+�H�M����1A�H�L$`�D$`3ҋ�L+�H�M����H�o��L$`��$3�����H�\$PH�l$XH�� A_A^A\_^����H��8H�5�D���wA��uA���!A��tE���H�����wF�PA���D$pG�
D�L$`�D$(H�D$hH�D$ ���H��8�H�\$H�l$H�t$WATAUAVAWH��03�A��H��tL��L�QA�A�����:�����ǃ�"��A+�ts��t>A+�t0��t"A;���H9s���L�f���H�
ZV�@H�
qV�7A�J��E�B����������H�
�U��?贡���H�
xU裡���zH�
gV��H�
>V��ǃ�@����t\��tW��i�d�����t��H�
PV�[����2A8Z�(����"3��H9���L����I��I���~����BW��w�����A�JA��A�BD��D��A��%���A��D��A��A#�A��D����������A#����A��A�JA��?��D��D�A����A#�D�A#����A����H�
hTD�E�Ƌ�D�d$ ��A#���E�ρ�����N���8��u"D�5���-��D�=��D�%��D�-��;�AD݋�H�\$`H�l$hH�t$pH��0A_A^A]A\_����@SUVWATAUAVAWH��8H�BL��D�jH��I��D��$�L��H�D$ ����I�~tA���+���s"H�
cS螟���H��8A_A^A]A\_^][�I���$H����A�n���w̃�?��H��E3�H�@������D��$�A�@A��E;�H��EB��HT$ E����D��$�E+�D��$�t'A��G3���u	H��@�H��@A��D;�r��A��HƨtH� A��G3���$3����H��8D�4���6���$��ɍI����q�A�F����$����h�H������$��������3�H��H��H�@��$���twA�@H��E;�EB����HT$ E����E+�t6�G3�A�7����u	H��@�H��@��$�����$�;�$�r��A��@s
D��$��
�G3�A�7����$�M��M���H��Hȋ�$�H�@H��� ����$3���A�7H��8D�4�3ҋ�$��A�7����$��0H�����͉���$3�������H��H�XH�hVWAVH��03�L�@�D��f�X�H��X�X �S�{0��D$ tZL�D$`H�͍S4�a�D$`��<@r@$�L�D$h��H�͋ֈD$`�?�D$h<�t ��A;�t�VH��L�D$`���u����H�l$X��H�\$PH��0A^_^���H�\$WH��@H�$nH3�H��$0D�
��H�D$0H�
��I��D���Hcں�D$(H�D$ ���L0�H��$0H3��l���H��$PH��@_����H�\$WH��@H��mH3�H��$0D�
b�H�D$0H�
n�I��D�8�Hcں�D$(H�D$ �b�L0f�H��$0H3����H��$PH��@_��H�\$ UVWATAUAVAWH��PH�mH3�H�D$H3�E3�E��E��D��H��8��v3�H��3�H��wH���������s�H�D$@�D$0H�D$(E��D��D�|$ A���n��u7H��ËT$@A���L$DH�ʼnPHf�HLH�H���PTf�HX���D;�|�3�H�L$HH3�����H��$�H��PA_A^A]A\_^]���H�\$WH�� H���:��x)H������؅�yD��H��IA��H���_������3�H�\$0H�� _���H�\$H�t$WH��@H���
�����H�������t0�PH��L�D$X�����L$X��f��f����?f������H����L��H������L���3�H�������H����z��ȉ�������@u)LJ�@�FPLJ���fLJ�Ƈ��_%���Pu&LJ�`LJ���fLJ�Ƈ��*��`�����LJ�fLJ�Ƈ���f���H���������H��|���#�ظ�#�ȉ��H��<�����fLJ�H���GXP������tX�X(H�ϋ�L�D$X����D$X���D��f#�H�
'�f��
E3�f�D$XH�D$X�D$0�\$(H�D$ A�Q�3��D�H�eGH���A������H�\$PH�t$`H��@_�@UVWATAUAVAWH��H��iH3�H��$���$�H�|$HH��$A��E��D��L��v
����o3�H�L$@D�B@����D$D��A�΁��A��ȋ�%?�������A���A��?��A#��Ž����A΃�$��L$@vtD��$�L��L��$�A����M�[��A#�Ћ�#�������Ѓ�$�t#A���#Ջ���Ћ���A#������ЉWH��I��I��u���$L�D$@�D$0'A�@�D$(A��H�D$@I��H�D$ �"��$�L�L$LD��v>D��$�A�D��A��M�I�ʋ�#��A#��D���A��D�D�H�vI��u�A��H��$�H3�跕��H�ĐA_A^A]A\_^]�E3�M��H���A�Ɂ�����}�$H������}A��?��fA#�f�M��t	����A�
A��H��I��A��|�����H�APE3�D�@�AE��A��A��EЉ�AA;�tvD�	D+�E��E��D+�D)ID�QA����@SH�� H��H�ً��0��y(D��H�HgI��H�
BA��H��N���a����#�H�� [�H�\$UVWAVAWH��H��fH3�H��$���$�L�t$HA��A��D��H��v
����3�H�L$@D�B@��
���D$D������ȋ�%_������ȋ����_��%������ΉL$@��tzL��$�A��L��$�M+�C��ы�A#��Ћ���������A�D����M�[�A����A�%�M�vD���A#����A����D�E�F���u���$�L�D$@�D$0A�@�D$(A��H�d$ H���hH��$�H3��P���H��$�H�ĐA_A^_^]��@SVWH��`H��eH3�H�D$P��$�H��E���D$0'��A�Ⱥ���AI�A���A�A�I؋�$���DIЋ�$���DI؋�$���DI�3�H�D$@��_H�D$HA������D$D���A����A�����A���ȋ‰L$@�������A��A��A��A��������A�A���%�����A��A���A��?A�A����A�����$���ˈD$(H�d$ �L$HL�D$@��H����H�L$PH3��֑��H��`_^[���H�\$UVWATAUAVAWH�� H���H���E3�L��H��A��HcP��w��H���I�FH��H�D$hE��I���_���M9fuM9&t^E�FA��rTA��`w&M�H'A�I���E�y+NA��A;�sKH�
�E�#I���ʍR����D�JD�A��@v�H�
OE�ʑ���H�\$pH�� A_A^A]A\_^]ËFA�PD�ЉD$`E��A��D�I��LV(���ʋ�%������M�b�����A#����A�A
�A�
���A�BA�Ff��t��H�H��,H�D���A���U��������A����E#���fE�b�M�b A�A�RA�FA�Nf��f�H��H�fA�JH��H��H#�H��H��H�H��H��H#�H�A��H��I�JI��I�,�E��trL�nPH�T$hI;�vCA��A+�D�Nj��8
E�FH�T$hD+�H�N(H�� 
A�F+�+�A+��H��HN(D�/�E�F�	A�N+�A+�D��I�3����M�L��H������D$`3��A�6H�F D�4�3ҋFD~A�6�N�VH�6���Aω���$3������@SH�� H��H�ً�����t������u(� ���PH��D���A���t
A������t3��H��=H���B��������H�� [����H�\$H�l$H�t$AVH�� H���A��A��D��A�A�ȸ��A;�t3�\$P��tN�|$Xt
�L$X�MPH�V�A��͸��;�u�H�D$`H��t�3�H�\$0H�l$8H�t$@H�� A^ø�������H�\$UVWATAUAVAWH���H�:`H3�H��$�H��$PE��H��$�L���D�L$h��
I��H�L$x��T$`M��L��$�D��@�D�L$d����A����A��@����$`�D��D��L�|$pD3�D+�3�H�
n�A��ڃ�u����|�tI���3�����������H^D��P���EH�,�A�Q8�H���lA�Q0H��H�� H�H����tA�Q(H��H�� H�H�޼�|A�Q H�ϼH�� H��H����\A�QH���H�� HًH���D�\A�QH���I�� LًH�}�D�TA�QH�m�I�� LыH�\�D�DH�P�I�� L�A�H�>�E�LH��9H�l$PH�t$H�t$`H�|$@H�\$8L�\$0I�� L�T$(L�L�D$ I��D���}���L��$�I��E3ɻ�E����D�\$dH��I��I��I�L��H��H��L#�L�H��H��H��I#�I��L�H��I#�I��L�H��%�I��H�H��H��%�H�H#�H�^�H��H�H��L�C�D��$H�<�I�� D�D�$A��M�RE;��c���L�|$pL�l$x�t$`H��A�	�$H��A�3�H�����0����A;�������LH���A�������t!��$<u��uH���A��$H������A�ƙ����D���rD�l$dL��$�I��H�
Q�A���4H�
D�D�DH�8��H�.�D�LH�"��H��D�TH���H��D�\H����,H���DH���H�׹�DH�̹�H�¹�DH����H����DA��I�� A��H�� L�I��I��I#�H��L�I��I��A��H�� I#�L�A��H�� I#�I��L���%�I��HȺ�H����%�Hȋ�H��H#�H�H��L�M�M�vA�������D�t$hL�|$pL�l$x�
I��H��A��$H��$���H��H��%�H��H�I��H��H��%�H�H��H#�H��H�H��H��H��I#�H��I#�I#�H���$�H��H�H��H�H�H��H��8<�uH��$�I���(����� H��$�H��tMc�H��$�H���������/D�EH��5D��I��舑��I��������h�C�����H��$�H3�輇��H��$0H���A_A^A]A\_^]��%
J�%J����������ff�H+�I��r"��tf��:u,H��I���u�M��I��uM��t�:uH��I��u�H3�����ÐI��t7H�H;u[H�AH;DuLH�AH;Du=H�AH;Du.H�� I��u�I��M��I��t�H�H;uH��I��u�I���H��H��H��H�
H�H�H;�����%�H���������ff�������������������������������������������������H��I��rG��I�I��I��OsPM��I��I�fDJ�T�I��u�I��tJ�T��f�I��t
B�T�I��u��fffffff�fHn��L�H��H���L+�M��I��t/))AH���)A�)A�I��)A�)A�)A�)A�u�I��M��I��tfDH��I��u�I��tBD�������������������������H��I��r7I��wL�J�T�L�J�T��I�� wZBL�BL���M��tH+�rD�H��I��D�Y�u��DI�D�\�H��I��D�u��ffff�N�H+�s	L;��nH����tH���(�H��L�L+�M��I��toI����I��?�-fffffff�fffffff�fffffff�T\ d0)A�H��@I��)I�)Q�)Y�(�u�M��I��t�)A�H��I��u�I��tN�\�AA)A��fffffff��M��I��I��?D@�.fffffff�fffffff�fffffff��T\ d0+A�H��@D@I��+I�+Q�+Y�(�u����3���@I�D�H��I����tL��H���A(�L��L+�M��I��t9I��?�@L�T�\�d�)H��@I��)I0)Q )Y(�u�M��I��t�)D�H��I��u�I��tL��M+�AA)�������
After Aligning : virt addr = 0x%lx, physaddr.low = 0x%llx physaddr.high = 0x%lx
��������������dma_mem_alloc failed!! out of pool region!!
���dma_mem_alloc: curvirtaddr = 0x%x curphysaddr = 0x%x, size = 0x%x
�������������func_init failed
��������������dump_target_login failed
������

command %02x received
�������Did'nt get R2T
Failed to send dataout!! aborting!!
�����������

READ SCSI command!!
���������

START_STOP_UNIT SCSI command 0x%x!!
���������

Unhandled SCSI command 0x%x!!
���������������SRB SHUTDOWN
��Closed the Dumpmode iscsi session!
������������Failed to close the Dumpmode iscsi session!!!
�Closed the dump mode tcp conn!
Failed to close Dump mode tcp conn!!!
���������

Unhandled Srb function 0x%x
�size of uncached extension = %d
���������������Mapped length = %d
������������
DMABLE MEM POOL------
 origvirtaddress = 0x%lx
, origphyaddress.low = 0x%lx origphyaddress.high = 0x%lx
alignedvirtaddress = 0x%lx
, alignedphyaddress.low = 0x%lx alignedphyaddress.high = 0x%lx
curvirtaddress = 0x%lx
, curphyaddress.low = 0x%lx curphyaddress.high = 0x%lx
��������������ChidmpFindAdapter: Failed to setup DMA!!
������HW Init Failed!!
��������������IN DUMP MODE!
�%02x ����������
��������������hex string 0x%p (%d), 0x%p (%d).
��������������hex string tlen %d < tolen %d.
hex string length odd %d.
�����bad hex char %c.
��������������%02x�����������key-value pair %s, missing "=".
���������������key-value pair %s, not terminated with NULL.
��%s�������������Could not find the key %s
�����CHAP_I���������CHAP_C���������None�����������HeaderDigest���%s: Tgt = %s Ini = %s
���������DataDigest�����MaxRecvDataSegmentLength�������%s: Tgt = %d Ini = %d
���������FirstBurstLength���������������MaxBurstLength�ImmediateData��Yes������������InitialR2T�����TargetName=%s��InitiatorName=%s���������������InitiatorAlias=iscsi_ibft1�����AuthMethod=CHAPSessionType=Normal�������������CHAP_A=5,7�����CHAP_N=%s������CHAP_R=%s������CHAP_I=%d������CHAP_C=%s������HeaderDigest=%sDataDigest=%s��MaxRecvDataSegmentLength=%s����OFMarker=No����IFMarker=No����MaxConnections=1���������������InitialR2T=%s��MaxOutstandingR2T=1������������ImmediateData=%s���������������FirstBurstLength=%s������������MaxBurstLength=%s��������������DefaultTime2Wait=2�������������DefaultTime2Retain=20����������DataPDUInOrder=Yes�������������DataSequenceInOrder=Yes��������ErrorRecoveryLevel=0�����������DataSegmentLength = %d
��������No�������������CRC32C���������8192�����������16384����������iqn.2004-05.com.chelsio.dumper�statemachine broke at AUTH_INITIATOR_NONE
�����statemachine broke at AUTH_INITIATOR_CHALLENGE
secured login completed!!
�����statemachine broke at AUTH_INITIATOR_RESPONSE
�We received a non target opcode!!
�������������ISCSI LOGIN RESP got !!! status = %d
����������Login Failed!!!!
��������������iscsi login response ->
�������CHAP_N���������CHAP_R���������ISCSI LOGOUT RESP got !!! status = %d
���������Logout Failed!!!!
�������������ISCSI REJECT Received !! reason 0x%x
����������REJECT PDU is --
��������������ISCSI Async message.. doing logout!!
����������Closed the Dumpmode iscsi session
�������������Closed the dump mode tcp connection
�����������ISCSI_OPCODE_SCSI_DATA_IN got!! status = %d
���scsi response ->
��������������more data received!! pldlen = %d expected len = %d�������������copied response data.. resp payload len = 0x%x
status = 0x%x Failure!!
�������Crash����������During Device Preparation������During Device Configuration����During Device Initialization���Unexpected Event���������������Insufficient Airflow�����������Device ShutdownReserved�������RXNP array parity error��������RXPC array parity error��������RXCIF array parity error�������Rx completions control array parity error������RXFT array parity error��������TXPC array parity error��������TXNP array parity error��������TXFT array parity error��������TXCA array parity error��������TXCIF array parity error�������RXCA array parity error��������outbound request TLP discarded�Rx data parity error�����������Tx uncorrectable data error����MSI AddrL parity error���������MSI AddrH parity error���������MSI data parity error����������MSI-X AddrL parity error�������MSI-X AddrH parity error�������MSI-X data parity error��������MSI-X DI parity error����������PCI PIO completion FIFO parity error�����������PCI PIO request FIFO parity error��������������PCI PCI target tag FIFO parity error�����������PCI CMD channel count parity error�������������PCI CMD channel request parity error�����������PCI CMD channel response parity error����������PCI DMA channel count parity error�������������PCI DMA channel request parity error�����������PCI DMA channel response parity error����������PCI HMA channel count parity error�������������PCI HMA channel request parity error�����������PCI HMA channel response parity error����������PCI config snoop FIFO parity error�������������PCI FID parity error�����������PCI INTx clear parity error����PCI MA tag parity error��������PCI PIO tag parity error�������PCI Rx completion parity error�PCI Rx write parity error������PCI replay buffer parity error�PCI core secondary fault�������PCI core primary fault���������PCI unexpected split completion error����������Master Response Read Queue parity error��������Master Timeout FIFO parity error���������������MSI-X STI SRAM parity error����PCI PIO completion Group FIFO parity error�����PCI PIO request Group FIFO parity error��������PCI master tag queue parity error��������������PCI DMA channel write request parity error�����PCI MA group FIFO parity error�PCI IP Rx header group parity error������������PCI IP Rx data group parity error��������������PCI IP replay buffer parity error��������������PCI IP SOT buffer parity error�PCI TRGT1 group FIFOs parity error�������������Outbound read error������������TP parity errorTP out of Tx pages�������������SGE received CPL exceeding IQE size������������SGE GTS CIDX increment too large���������������SGE received 0-length CPL������SGE IQID > 1023 received CPL for FL������������SGE DBP 3 pidx increment too large�������������SGE DBP 2 pidx increment too large�������������SGE DBP 1 pidx increment too large�������������SGE DBP 0 pidx increment too large�������������SGE too many priority ingress contexts���������SGE illegal ingress QID��������SGE illegal egress QID���������SGE PCIe error for a DBP threadSGE too many priority egress contexts����������SGE Actual WRE packet is less than advertized length�����������CIM control register prefetch drop�������������CIM OBQ parity error�����������CIM IBQ parity error�����������CIM mailbox uP parity error����CIM mailbox host parity error��CIM TIEQ outgoing parity error�CIM TIEQ incoming parity error�CIM TIMER0 interrupt�����������CIM reserved space access������CIM illegal transaction��������CIM illegal write��������������CIM illegal read���������������CIM illegal read BE������������CIM illegal write BE�����������CIM single read from boot spaceCIM single write to boot space�CIM block write to boot space��CIM single read from flash space���������������CIM single write to flash spaceCIM block write to flash space�CIM single EEPROM read���������CIM single EEPROM write��������CIM block EEPROM read����������CIM block EEPROM write���������CIM single read from CTL space�CIM single write to CTL space��CIM block read from CTL space��CIM block write to CTL space���CIM single read from PL space��CIM single write to PL space���CIM block read from PL space���CIM block write to PL space����CIM request FIFO overwrite�����CIM response FIFO overwrite����CIM PIF timeoutCIM PIF MA timeout�������������ULPRX channel 1 context error��ULPRX channel 0 context error��ULPRX parity error�������������ULPTX channel 3 PBL out of bounds��������������ULPTX channel 2 PBL out of bounds��������������ULPTX channel 1 PBL out of bounds��������������ULPTX channel 0 PBL out of bounds��������������ULPTX parity error�������������PMTX channel 0 pcmd too large��PMTX channel 1 pcmd too large��PMTX channel 2 pcmd too large��PMTX 0-length pcmd�������������PMTX framing error�������������PMTX oespi parity error��������PMTX db_options parity error���PMTX icspi parity error��������PMTX c_pcmd parity error�������PMRX 0-length pcmd�������������PMRX framing error�������������PMRX ocspi parity error��������PMRX db_options parity error���PMRX iespi parity error��������PMRX e_pcmd parity error�������CPLSW CIM op_map parity error��CPLSW CIM overflow�������������CPLSW TP framing error���������CPLSW SGE framing error��������CPLSW CIM framing error��������CPLSW no-switch error����������LE LIP miss����LE 0 LIP error�LE parity errorLE unknown command�������������LE request queue parity error��MPS Rx parity error������������MPS Tx TP FIFO parity error����MPS Tx NC-SI FIFO parity error�MPS Tx data FIFO parity error��MPS Tx desc FIFO parity error��MPS Tx underflow���������������MPS Tx SOP/EOP error�����������MPS Tx framing error�����������MPS TRC filter parity error����MPS TRC packet FIFO parity error���������������MPS TRC misc parity error������MPS statistics SRAM parity error���������������MPS statistics Tx FIFO parity error������������MPS statistics Rx FIFO parity error������������MPS match SRAM parity error����MPS match TCAM parity error����MPS hash SRAM parity error�����SMB master Tx FIFO parity errorSMB master Rx FIFO parity errorSMB slave FIFO parity error����NC-SI CIM parity error���������NC-SI MPS parity error���������NC-SI Tx FIFO parity error�����NC-SI Rx FIFO parity error�����UART Parity Error��������������ULP TX Parity Error������������SGE Parity Error���������������HMA Parity Error���������������CPL Switch Parity Error��������ULP RX Parity Error������������PM RX Parity Error�������������PM TX Parity Error�������������MA Parity ErrorTP Parity ErrorLE Parity ErrorEDC1 Parity Error��������������EDC0 Parity Error��������������MC Parity ErrorPCIE Parity Error��������������PMU Parity Error���������������XGMAC_KR1 Parity Error���������XGMAC_KR0 Parity Error���������XGMAC1 Parity Error������������XGMAC0 Parity Error������������SMB Parity Error���������������SF Parity ErrorPL Parity ErrorNCSI Parity Error��������������MPS Parity Error���������������MI Parity ErrorDBG Parity Error���������������I2CM Parity Error��������������CIM Parity Error���������������Fatal parity error�������������PL VFID_MAP parity error�������Fiber_XFI������Fiber_XAUI�����BT_SGMII�������BT_XFI���������BT_XAUI��������KX4������������CX4������������KX�������������KR�������������SFP������������BP_AP����������BP4_AP���������QSFP_10G�������QSA������������QSFP�����������BP40_BA��������KR4_100G�������CR4_QSFP�������CR_QSFP��������CR2_QSFP�������SFP28����������KR_SFP28�������KR_XLAUI�������IDMA_IDLE������IDMA_PUSH_MORE_CPL_FIFO��������IDMA_PUSH_CPL_MSG_HEADER_TO_FIFO���������������Not used�������IDMA_PHYSADDR_SEND_PCIEHDR�����IDMA_PHYSADDR_SEND_PAYLOAD_FIRST���������������IDMA_PHYSADDR_SEND_PAYLOAD�����IDMA_SEND_FIFO_TO_IMSG���������IDMA_FL_REQ_DATA_FL_PREP�������IDMA_FL_REQ_DATA_FL������������IDMA_FL_DROP���IDMA_FL_H_REQ_HEADER_FL��������IDMA_FL_H_SEND_PCIEHDR���������IDMA_FL_H_PUSH_CPL_FIFO��������IDMA_FL_H_SEND_CPL�������������IDMA_FL_H_SEND_IP_HDR_FIRST����IDMA_FL_H_SEND_IP_HDR����������IDMA_FL_H_REQ_NEXT_HEADER_FL���IDMA_FL_H_SEND_NEXT_PCIEHDR����IDMA_FL_H_SEND_IP_HDR_PADDING��IDMA_FL_D_SEND_PCIEHDR���������IDMA_FL_D_SEND_CPL_AND_IP_HDR��IDMA_FL_D_REQ_NEXT_DATA_FL�����IDMA_FL_SEND_PCIEHDR�����������IDMA_FL_PUSH_CPL_FIFO����������IDMA_FL_SEND_CPL���������������IDMA_FL_SEND_PAYLOAD_FIRST�����IDMA_FL_SEND_PAYLOAD�����������IDMA_FL_REQ_NEXT_DATA_FL�������IDMA_FL_SEND_NEXT_PCIEHDR������IDMA_FL_SEND_PADDING�����������IDMA_FL_SEND_COMPLETION_TO_IMSGIDMA_FL_SEND_FIFO_TO_IMSG������IDMA_FL_REQ_DATAFL_DONE��������IDMA_FL_REQ_HEADERFL_DONE������IDMA_ALMOST_IDLE���������������IDMA_SGEFLRFLUSH_SEND_PCIEHDR��IDMA_FL_DROP_SEND_INC����������Link Down������Remote Fault���Auto-negotiation Failure�������Unable To Determine Reason�����No RX Signal Detected����������Firmware reports adapter error: %s
������������FW assertion at %.16s:%u, val0 %#x, val1 %#x
��found VALID command in mbox %u: %llx %llx %llx %llx %llx %llx %llx %llx
�������command %#x in mailbox %d timed out
�����������Unable to read PCI-E Memory Window Base[%d]
���Requested Port Capabilities %#x exceed Physical Port Capabilities %#x
���������Requested Port Capabilities %#x rejected, error %d
������������%s (0x%x)
�����TP E2C Channel Port Index %d >= Nports %d
�����Device didn't become ready for access, whoami = %#x
�����������Unknown Flash Part, ID = %#x, assuming 4MB
����WARNING: Flash Part ID %#x, size %#x < %#x
����Device %d is not supported
����T4 rev 1 chip is no longer supported
����������Unable to retrieve Flash parameters ret = %d
�� *** CH_ERROR *** %s
���������� *** CH_WARN *** %s
����������� *** CH_ALERT *** %s
����������Failed to allocate DMA buffer
�Failed to alloc mem for ring
��prepare_fw_iq_cmd: fwevtq = 0x%x, intridx = 0x%x
��������������Failed to alloc fl dma ring
���Failed to alloc dma hdl ring
��Failed to alloc dma handle for entry %d
�������Failed to alloc fl buffer %d
��Failed to send mbox command ret = %d!!
��������Failed to alloc fl buffers
����fl0cntxt = 0x%x
���������������Created iq: cntxtid = 0x%x, abs_id = 0x%x, msi_idx = 0x%x
�����Failed to alloc ofld txq ring
�Failed to alloc ctrl txq ring
�Failed to alloc eth txq ring
��build_rxq: ofldrxq: failed!!
��Creating ofld txQ
�������������alloc-txq ofldq failed!!
������Creating ctrl txQ
�������������alloc-txq ctrlq failed!!
������Creating eth txQ
��������������alloc-txq ethq failed!!
�������t4_link_l1cfg failed ret %d
���t4_set_rxmode failed
����������t4_change_mac failed
����������enable_vi failed
��������������func_init failed���������������ethpkt exceeds max wr length!!
tun tx q is full!!!
�����������ofld q is full
CPL_L2T_WRITE_RPL got!!
�������CPL_ACT_ESTABLISH: tid = 0x%x atid 0x%x sendseq = 0x%x rcvseq = 0x%x
����������CPL_ACT_OPEN_RPL: atid = 0x%x status = %d
�����CPL_CLOSE_CON_RPL got!!
�������CPL_PEER_CLOSE got!!
����������CPL_SET_TCB_RPL got!!
���������CPL_GET_TCB_RPL got!!
���������new cpl 0x%x���Did'nt get the response! Expecting Storport to resend this IO!!
���������������Failed to add l2t entry
�������configured l2t entry
����������Failed to write smt entry
�����configured smt entry
����������vlanid = %d
���hdigest = %d ddigest = %d
�����Established TCP Conn with srcport = %d
��������dump connection tid = %d
������auth type = %d
Failed login authentication!!��vid = 0x%x
����Found a Chelsio Device!!
������ NicSgeInitSoft: bad SGE CPL MODE
������������� SgeInitSoft: bad SGE FL page buffer sizes [%d, %d]
����������� SgeInitSoft: bad SGE FL MTU sizes [%d, %d]
���SgeInitSoft failed
������������NicLoadCfgFile�%s: Loading BuiltIn T5/T6 Cfg file
������������%s: Successfully configured using Firmware Configuration File "Firmware Default" 
�������������Failed to alloc mem for adapter
���������������could'nt find a Chelsio Device!!
��������������T4 prep adapter failed err %d��Incorrect SGE EGRESS QUEUES_PER_PAGE configuration, continuing in debug mode
��T4 memwin setup
���������������T5 memwin setup
���������������BusInit: Could not contact firmware %d���������No Config File support..todo
��BusInit: Firmware reset failed %d��������������BusInit: Error loading config file %d
���������adapter cfgfile maddr = 0x%x
��Error in parsing cfg file %d
�� Configuration File checksum mismatch: [fini] csum=%#x, computed csum=%#x
�����Error using config file %d
����BusInit: t4_fw_initialize error %d
������������BusInit: t4_query_params error %d
������������� BusInit: Port Vector:0x%08X NumPorts:%d
������BusInit: t4_port_init error %d
BusInit: t4_alloc_vi_func error %d
�1*22�1h2r2�1�1�2�142J2t1V1@1�N@P�@0`��@N�N�N0”Y\%”Y\
�\\P @�@�@�@	ERSDS]�zF�:���rOcht4dx64.pdb@�.text$mn@�@.text$mn$00���.text$mn$210��>.text$s�.idata$5�.00cfg�0.gfids�H.rdata�.rdata$zzzdbg��.xdata �].data�}�.bss�$.pdata���PAGEFW0\INIT\0<.idata$2�0.idata$3�0�.idata$4@1^.idata$6@`.rsrc$01`@�.rsrc$02	t!4 P20
dT4r����p

4
�pB�2
p`0b!	4njp`P0N@ 	n�p`P00N`d42p&4jhP0N0	dT4ptd
T	4R��	td42�p`P00N�tdT4�td
T	42���

4
2p	*00N@d
T	42��p$��p`P00Nh
42
.p0N`*
48.���
�p`P0N`2 tO dN TM 4L H���0N0
dT42pi0N0
dT42p 	&�p`P00N td
T	42���
b��
��	p`P0dT4
R��p	J00N@t	dT42�K0N@1
#t,#d+#4*#$����P0N)&00N 
4*
(p0N0
T4
R�
p`)
4&���
�p`P0N� 
�
��	��p`P00N`d4
rp'

��	��p`0P0N�#4����
�p`P0NHW�0d
4Rp	T4
2���p`t	dT42�
��	��p`P00NP�0NPdT
42��p%�
���p`P0N�%4�
�p`P0N�%�	��p`0P0N�!	4p`P0N��p`00NP'T4�p`0N��0NP

dT42�R0t
d4
td42�
T42�
p`,

d"T!���
�p0N�'dT4���p0N`*dT4���p0Npr0�)
4UJ���
�p`P0N@�42���
�p`P
N&b
��	��p`P0
d
T42����p
dT
4R����p
dT4
2����p/tOdN4MJP0N@
	T
2
��	�p`7
&tW&dV&4U&N����P0N`7&�Q&tP&dO&4N&J��P0N@"JP0N@+	tN4MJP0N@bB)
4 ���
�p`P0N�ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/=2��-�+�] �f����@��@��@�@0�@P�@p�@��@���������<<�0�0�0�0�0Y Y$Y`Y`YhYhYpYpYxYxY�Y�Y�Y�Y�Y�Y�Y�Y�Y�YZ�Z�Z�Z�Z�Z�Z�Z`�`aPabb@bHb�b�b�b8cpc�cd<de$ejjj8j`jpjxjxjkkk�k�k�klll�l�l�lmmm�m�m�mnnn�n�n�nooo�o�o�oppp�p�p�pqqq�q�q�qrrr�r�r�rsss�s�s�stPtu0uvvvv�v�vw�w�w�wy�y{X{`{�{�{8|}8}@}�}�}�}�}~~~$~8~@~D~L~x~�~�~�~�~�~�~�����0�x�������l�����X�`�`�h�t��������X����8�@����� �<�P�d��l�����l�����l�����l�������<������|���@�l�x����������� �$�P�������Б�8�L���<�L�t����������������@�P�������@�P�����L����l��������� �(�0�8�8���ġ����@�L��������������������@�L��������������������@�L��������������������@�L��������������������@�L��������������������@�L�����������������@�L�����������������@�L�����������������,<��������(@@L`��hp���,0<<PT$(04<<�� (0HPT`hppx������������ (0HPT`hppx������������  (088�������������| , !<!�!�!�!�!�!�!"#$�$�$(%@%&0@0L0`0�0�02h2p2�2�2�3445555,505<5<5P5T56666$6(60646<6<677�7�788 8(808H8P8T8`8h8p8p8x8�8�8�8�8�8�8�8�8�8�8�8�8: :(:0:H:P:T:`:h:p:p:x:�:�:�:�:�:�:�:�:�:�:�:�:< < <(<0<8<8<�<�<�<�<�<�<�<�<�<�<�<�<�<|=>>@,@A<A�A�A�A�A�A�ABCD�D�D(E@EFP@PLP`P�P�PRhRpR�R�R�STTUUUU,U0U<U<UPUTUVVVV$V(V0V4V<V<VWW�W�WXX X(X0XHXPXTX`XhXpXpXxX�X�X�X�X�X�X�X�X�X�X�X�XZ Z(Z0ZHZPZTZ`ZhZpZpZxZ�Z�Z�Z�Z�Z�Z�Z�Z�Z�Z�Z�Z\ \ \(\0\8\8\�\�\�\�\�\�\�\�\�\�\�\�\�\|]^^`,`a<a�a�a�a�a�a�abcd�d�d(e@efp@pLp`p�p�prhrpr�r�r�sttuuuu,u0u<u<uPuTuvvvv$v(v0v4v<v<vww�w�wxx x(x0xHxPxTx`xhxpxpxxx�x�x�x�x�x�x�x�x�x�x�x�xz z(z0zHzPzTz`zhzpzpzxz�z�z�z�z�z�z�z�z�z�z�z�z| | |(|0|8|8|�|�|�|�|�|�|�|�|�|�|�|�|�||}~~���H���������<�<�0(0`0�0�0�0�0�0@1|5�5�5�5�56$V�V�V�V W(W\WXX�X�X�X�X�X�X@Y�Y�Y�Y�YZ`ZpZ�Z�Z�[�[` `(`@`X`�`�`Law�w�w�x{X{`{�{�{T|}8}@}�}�}�}�}~~~$~8~@~D~L~x~�~�~�~�~���������������X�`�`�h������p����8�@���� �<�P�d��l�����l�����l�����l��� ����<������lt��|�@�l�x����������� �$�P�������Б�8�����(�0�D�L�l�t�t���̔������`�����@�P��������P�����$�4�4�@�P�����ğ����l���������� �(�0�8�8���ġ������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L�������������������@�D�L�L�������������������@�D�L�L�����������������0D����������,@(44�		�	


,
D
P
t
t
|
�
$




 
<
<
H
P
  @@ 8<��������� """@"H"�"�"�"�"�"&0&*�*++ +0+@+P+`+p+0(000H0`0h0p0�0�0(101H1`1h1p1�1�182@2@2H2P2\2d2p2�2�2�2�283@3@3H3P3\3d3p3�3�3�3�3(404H4`4h4p4�4�4(505H5`5h5p5�5�586@6@6H6P6\6d6p6�6�6�6�687@7@7H7P7\7d7p7�7�7�7�7�788,8,8�8�8�8�89(909H9`9h9p9�9�98:@:@:H:P:\:d:p:�:�:�:�:;(;(;<;P;�;<(<(<<<P<�<�<@0@ADA�A�A�A�A�A�A�A�ABCD�D�D,E@EFH(H4H4H�HII�IJJJ,JDJPJtJtJ|J�JK$LMMMMM M<M<MHMPMRR R R@R@RVVZZ^ ^8^<^�^�^�^�^�^�^�^�^�_`bbb@bHb�b�b�b�b�bf0fj�jkk k0k@kPk`kpkp(p0pHp`phppp�p�p(q0qHq`qhqpq�q�q8r@r@rHrPr\rdrpr�r�r�r�r8s@s@sHsPs\sdsps�s�s�s�s(t0tHt`thtpt�t�t(u0uHu`uhupu�u�u8v@v@vHvPv\vdvpv�v�v�v�v8w@w@wHwPw\wdwpw�w�w�w�w�wxx,x,x�x�x�x�xy(y0yHy`yhypy�y�y8z@z@zHzPz\zdzpz�z�z�z�z{({({<{P{�{|(|(|<|P|�|�|�0��D���������āȁЁЁ�������,�@���(�4�4����������,�D�P�t�t�|����$������ �<�<�H�P��� � �@�@������ �8�<�������������ȞԞ������@�H�������Ȣ���0������ �0�@�P�`�p��(�0�H�`�h�p����(�0�H�`�h�p����8�@�@�H�P�\�d�p��������8�@�@�H�P�\�d�p��������(�0�H�`�h�p����(�0�H�`�h�p����8�@�@�H�P�\�d�p��������8�@�@�H�P�\�d�p������������,�,��������(�0�H�`�h�p����8�@�@�H�P�\�d�p���������(�(�<�P���(�(�<�P�����0��D��������������������,�@���(�4�4����������,�D�P�t�t�|����$������ �<�<�H�P��� � �@�@������ �8�<�����������������������@�H������������0������ �0�@�P�`�p��(�0�H�`�h�p�����(�0�H�`�h�p�����8�@�@�H�P�\�d�p���������8�@�@�H�P�\�d�p���������(�0�H�`�h�p�����(�0�H�`�h�p����8�@�@�H�P�\�d�p��������8�@�@�H�P�\�d�p������������,�,��������(�0�H�`�h�p����8�@�@�H�P�\�d�p���������(�(�<�P���(�(�<�P����@P`h|����D��T`dp���������<�����@T@\@x@�@tA�A�A�A�A�ATB\BxB�BtC�C�C�C�C�CTD\DxD�DtE�E�E�E�E�ETF\FxF�FtG�G�G�G�G�GTH\HxH�HtI�I�I�I�I�I�IPPP0P@P`PhPhP�P�P�P�PRRR0R@R`RhRhR�R�R�R�R�`�`p<pDp�prPrttt tvvxx��@�P�`�h�|���������D������T�`�d�p���������ȂЂ����<������ē������Д�T�\�x���t�����������T�\�x���t�����������T�\�x���t�����������T�\�x���t�����������T�\�x���t����������������0�@�`�h�h������������0�@�`�h�h��������������<�D����P���� �����������$���,8<DL���������t�<�0,0`0�0�0�0�0�0@1|5�5�5�5�56$V�V�V�V W(W\WXX�X�X�X�X�X�X@Y\Y�Y�Y�Y�Y�Y�Y�YZ`ZlZ�Z�Z�Z�Z�[�[\H^P^�^�^�^�^�^�^�^�^�^�^�^__` `(`@`X`�`�`�aw�w�w�x�x�x{X{`{�{�{T|}8}@}�}�}�}�}~~~$~8~@~D~L~x~�~�~�~�~���������������X�`�`�h����$��p����8�@������ �<�P�d��l�����l�����l�����l��� ��<����� �4�@�T�`�t��������������������������� �(�Hlt�� ,|�� l @�l�x����������� �$�P�������Б�8�������H�L���� �(�0�D�L�l�t�t���̔����H�P�����������������(�P�x����������P�l�����Ğ��,�4�4�@�P�����ğȟП����l���������� �(�0�8�8���ġ������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L����������������������@�D�L�L�������������������@�D�L�L�������������������@�D�L�L�����������������0h�������� ��,@��		�	




,
D
P
t
t
|
�
$


<
D
L
T
t
|
|
�
�
������ <T8<������ 8<��������@L� 8<��������@!�!�!�!""""$$$$& &d&d&�&�&�&�&*�*++ +8+@+X+`+x+,,,<,0,040P0X0X0`0�0�0�0�0�0�0�0�0�0�0,141P1X1X1`1�1�1�1�1�1�1�1�1�1�1�2�2�2�2�3�3�3�3,444P4X4X4`4�4�4�4�4�4�4�4�4�4�4,545P5X5X5`5�5�5�5�5�5�5�5�5�5�5�6�6�6�6�7�7�7�7�788T8h8�8�8�8�8�8�89,949P9X9X9`9�9�9�9�9�9�9�9�9�9�9�:�:�:�:;$;(;8;P;�;<$<(<8<P<�<�<@0@AhA�A�A�A�A�A�A�A�AB CD�D�D,E@EFH�H�HII�IJJJJJ,JDJPJtJtJ|J�JK$LMMM<MDMLMTMtM|M|M�M�MN�NO�O�O�OPP�P�PR R<RTRSSSS8S<S�S�S�S�S�S�ST T8T<T�T�T�T�T�T�T�T�T@ZLZ�Z [8[<[�[�[�[�[�[�[�[�[@a�a�a�abbbbddddf fdfdf�f�f�f�fj�jkk k8k@kXk`kxklll<lp,p4pPpXpXp`p�p�p�p�p�p�p�p�p�p�p,q4qPqXqXq`q�q�q�q�q�q�q�q�q�q�q�r�r�r�r�s�s�s�s,t4tPtXtXt`t�t�t�t�t�t�t�t�t�t�t,u4uPuXuXu`u�u�u�u�u�u�u�u�u�u�u�v�v�v�v�w�w�w�w�wxxTxhx�x�x�x�x�x�xy,y4yPyXyXy`y�y�y�y�y�y�y�y�y�y�y�z�z�z�z{${({8{P{�{|$|(|8|P|�|�|@@��@�((@X��0<�������@|@�@�A�A|B�B�C�C|D�D�E�E|F�F�G�G|H�H�I�I|J�J�K�K|L�L�M�M|N�N�O�O|P�P�Q�Q�QXXX0X@X`XhXhX�X�X�X�XZZZ0Z@Z`ZhZhZ�Z�Z�Z�Z�`�`p<pDp�prPrttt tvvxx x,x�������� (�$@���@�� ��@����@����@��� �@��@@�@�� `�@����@����@����@����@�� �@�� �@��@�@��`�@����@����@����@����@�� �@��@ �@���@�@��p�@����@����@���@��0�@�� `�@��@��@�����@����@�� �@��P�@����@����@�� ��@��@��@����@��0�@��P�@��p�@����@����@�� ��@���@��0�@��`�@����@����@�� �@��@ �@�����@����@����@����@���@��0�@�� �@��@��@�����@����@�� �@��P�@����@����@�� ��@��@@�@����@��`�@����@����@����@���@�� @�@�����?`�@��@p�@��@��@�� ��@����@������N@�@���@�@��@p�@�� ��@����@���@�� 0�@��P�@��p�@�����N@���N@��@�����@���@���0�@���P�@��p�@����@����@����@����@���@��0�@��P�@��p�@����@�� ��@��@��@�����@���@��0�@��`�@�� ��@��@��@�����@����@���@�� �@��@�@��`�@�� ��@��@��@�����@����@���@�� �@��@�@��`�@�� p�@����@�����@������@�����@��@ �@�� P�@����@�������@�����@��@��@�� �@��0�@���P�@��p�@����@����@����@��@��@���?�@��0�@��P�@��p�@����@�� ��@����@����@���@��0�@��P�@�� p�@����@��@��@�����@����@��p�@����@�� ��@����@����@�������@���@�� �@���@�@��`�@�� ��@��@��@�����@���@�� �@���@�@��`�@��@��@�����@����@����@��0�@����P�@������@�������@����@���@�� �@��EDC0EDC1MC/MC0MC1 @�@��`�@����@����@�����@����@���@�� �@��@�@��`�@����@����@�����@��@��@�� �@�� �@��0�@��@�@��P�@��p�@�����@��@��@�� ��@����@���@�� �@��@�@��`�@�����@��@��@�� ��@����@����@����@���@��0�@��P�@���N@p�@��P�@���N@
(8Pp��@���
(8Pp��@�����@��@��@��@��@��@��@�@�@ �@0�@@�@P�@`�@p�@��@��@��@��@��@�@�@�@�@�@0�@`�@p�@��@��@�@�@ �@@�@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�@�@0�@�@P�@�@0�@p�@p�@��@��@�@ �@@�@��@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�@�@0�@p�@p�@��@��@ �@@�@��@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�@�@0�@P�@p�@��@��@�@�����@��@�@��@P�@�@�@��@		ddddddd

 !"#dddddd

 !"##4`����@�:$@34��>|@�L�Z(\�����&�(�D� 4 � `� �!��!�!��!#�#�#4�#�$��$O%hP%�&��&(h(�+��+V,�X,�,\�,�0��0�1��1Y2P\2�3��3�@$�@IA�LAB�B�B��BD�DBD�DDaL�dL�M��MN�0NMN4PN�N4�N�Vh�V�W��W8X�8X�X��X�Z��Z�[��[�]��]�^\_�_��_ a� a�b��bd�d3gt4g�g@�g8hD8h�hD�hjhj�jT�j-k�0k�k��kNo�Po�pP�p@r�@r{s |s�u$�u�u��u�w��wx� xzz{P{|{\l|�|4�|�}$h��$���8����0��`��`��������4��0�\0�>��@���D��8�D8���D��U��X�Ɛ�ȐG��H������,�@,�Γ@ГJ��L������U�xX���\��Y��\�����������������W�X��4������4��4��`���@���������ͫ�Ы4�\4���|��i�@l��������������d��F��H�h�,h�L�0�<��<���T��"��$��$�]��`�����O��p�7��P�U����i����*�0+0�# Chelsio T6 SMB direct configuration file.
#
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.


# This file provides the default, power-on configuration for 2-port T6-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
#
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
#
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
#
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-1 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
#
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         16 Ingress Queue/MSI-X Vectors per application function
#
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
#


# Global configuration settings.
#
[global]
	rss_glb_config_mode = basicvirtual
	rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp

	rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key

	# PL_TIMEOUT register
	pl_timeout_value = 200	# the timeout value in units of us

	# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
	# Page Size and a 64B L1 Cache Line Size. It programs the
	# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
	# If a Master PF Driver finds itself on a machine with different
	# parameters, then the Master PF Driver is responsible for initializing
	# these parameters to appropriate values.
	#
	# Notes:
	#  1. The Free List Buffer Sizes below are raw and the firmware will
	#     round them up to the Ingress Padding Boundary.
	#  2. The SGE Timer Values below are expressed below in microseconds.
	#     The firmware will convert these values to Core Clock Ticks when
	#     it processes the configuration parameters.
	#
	reg[0x1008] = 0x40800/0x21c70	# SGE_CONTROL
	reg[0x100c] = 0x22222222	# SGE_HOST_PAGE_SIZE
	reg[0x10a0] = 0x01040810	# SGE_INGRESS_RX_THRESHOLD
	reg[0x1044] = 4096		# SGE_FL_BUFFER_SIZE0
	reg[0x1048] = 65536		# SGE_FL_BUFFER_SIZE1
	reg[0x104c] = 1536		# SGE_FL_BUFFER_SIZE2
	reg[0x1050] = 9024		# SGE_FL_BUFFER_SIZE3
	reg[0x1054] = 9216		# SGE_FL_BUFFER_SIZE4
	reg[0x1058] = 2048		# SGE_FL_BUFFER_SIZE5
	reg[0x105c] = 128		# SGE_FL_BUFFER_SIZE6
	reg[0x1060] = 8192		# SGE_FL_BUFFER_SIZE7
	reg[0x1064] = 16384		# SGE_FL_BUFFER_SIZE8

	sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
	reg[0x10c4] = 0x20000000/0x20000000 # GK_CONTROL, enable 5th thread

	# enable TP_OUT_CONFIG.IPIDSPLITMODE
	reg[0x7d04] = 0x00010000/0x00010000

	# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
	reg[0x7dc0] = 0x042f8849	# TP_SHIFT_CNT

	#Tick granularities in kbps
	tsch_ticks = 100000, 10000, 1000, 10

	# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
	# filter control: compact, fcoemask
	# server sram   : srvrsram
	# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
	#		  protocol, tos, vlan, vnic_id, port, fcoe
	# valid filterModes are described the Terminator 5 Data Book
	filterMode = fcoemask, fragmentation, mpshittype, macmatch, protocol, tos, port, fcoe

	# filter tuples enforced in LE active region (equal to or subset of filterMode)
	filterMask = protocol, fcoe

	# Percentage of dynamic memory (in either the EDRAM or external MEM)
	# to use for TP RX payload
	tp_pmrx = 20

	# TP RX payload page size
	tp_pmrx_pagesize = 64K

	# TP number of RX channels
	tp_nrxch = 0		# 0 (auto) = 1

	# Percentage of dynamic memory (in either the EDRAM or external MEM)
	# to use for TP TX payload
	tp_pmtx = 30

	# TP TX payload page size
	tp_pmtx_pagesize = 64K

	# TP number of TX channels
	tp_ntxch = 0		# 0 (auto) = equal number of ports

	# TP OFLD MTUs
	tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600

	# enable TP_OUT_CONFIG.IPIDSPLITMODE and CRXPKTENC
	reg[0x7d04] = 0x00010008/0x00010008

	# TP TCP hardware stack tuning
	tp_tcptuning = cluster	# wan, lan or cluster

	# TP_GLOBAL_CONFIG
	reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable

	# TP_PC_CONFIG
	reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError

	# TP_PARA_REG0
	reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6

	# LE_DB_CONFIG
	reg[0x19c04] = 0x00000000/0x00440000 # LE Server SRAM disabled
					     # LE IPv4 compression disabled 
	# LE_DB_HASH_CONFIG
	reg[0x19c28] = 0x00800000/0x01f00000 # LE Hash bucket size 8

	# ULP_TX_CONFIG
	reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
					    # TPT error.

	# ULP_RX_MISC_FEATURE_ENABLE
	#reg[0x1925c] = 0x01003400/0x01003400 # iscsi tag pi bit
                                             # Enable offset decrement after ...
					     # PI extraction and before DDP
					     # ulp insert pi source info in DIF
					     # iscsi_eff_offset_en

	#Enable iscsi completion moderation feature
	reg[0x1925c] = 0x000041c0/0x000031c0	# Enable offset decrement after
						# PI extraction and before DDP.
						# ulp insert pi source info in
						# DIF.
						# Enable iscsi hdr cmd mode.
						# iscsi force cmd mode.
						# Enable iscsi cmp mode.

	# HMA configuration
	hma_size = 96			# Size (in MBs) of host memory expected
	hma_regions = stag,pbl,rq	# What all regions to place in host memory

# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
#
# NMSIX = 1088			# available MSI-X Vectors
# NVI = 256			# available Virtual Interfaces
# NMPSTCAM = 336		# MPS TCAM entries
#
# NPORTS = 2			# ports
# NCPUS = 16			# CPUs we want to support scalably
# NFUNCS = 3			# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16		# available 320b entries in rss secret table

# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
#
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
#
# NVI_NIC = 4			# NIC access to NPORTS
# NFLIQ_NIC = 32		# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32		# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64			# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16		# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32		# NIC MSI-X Interrupt Vectors (FLIQ)
#
# NVI_OFLD = 0			# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16		# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0		# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16			# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0		# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16		# Offload MSI-X Interrupt Vectors (FLIQ)
#
# NVI_RDMA = 0			# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4		# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0		# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4			# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0		# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4		# RDMA MSI-X Interrupt Vectors (FLIQ)
#
# NEQ_WD = 128			# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64		# Wire Direct TX Queues
# NFLIQ_WD = 64	`		# Wire Direct Ingress Queues with Free Lists
#
# NVI_ISCSI = 4			# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4		# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0		# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4			# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4		# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4		# ISCSI MSI-X Interrupt Vectors (FLIQ)
#
# NVI_FCOE = 4			# FCOE access to NPORTS
# NFLIQ_FCOE = 34		# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32		# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66			# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 		# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34		# FCOE MSI-X Interrupt Vectors (FLIQ)

# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
#
# NFLIQ_EXTRA = 6		# "extra" Ingress Queues 2*NFUNCS (Firmware and
# 				#   Forwarded Interrupts
# NMSIX_EXTRA = 6		# extra interrupts 2*NFUNCS (Firmware and
# 				#   General Interrupts

# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
#
# NVI_HYPERV = 16		# VMs we want to support
# NVIIQ_HYPERV = 2		# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40		# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32		# VIQs Free Lists
# NMPSTCAM_HYPERV = 16		# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8		# NCPUS Forwarded Interrupt Queues

# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
#
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
#
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
#
# NMSIX_UNIFIED = 128
#
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
#
# NMSIX_STORAGE = 32

# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
#

# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
#
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
#
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
#
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
#
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
#
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
#
# PF0_INT = 8			# NCPUS
# PF1_INT = 8			# NCPUS
# PF2_INT = 8			# NCPUS
# PF3_INT = 8			# NCPUS
# PF0_3_INT = 32		# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# 
# PF4_INT = 128			# NMSIX_UNIFIED
# PF5_INT = 32			# NMSIX_STORAGE
# PF6_INT = 32			# NMSIX_STORAGE
# PF7_INT = 0			# Nothing Assigned
# PF4_7_INT = 192		# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# 
# PF0_7_INT = 224		# PF0_3_INT + PF4_7_INT
# 
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
#
# NVF = 16


# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
#
[function "4"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 34		# NVI_UNIFIED
	rssnsecret = 16		# all 16 table entries to PF 4
	rssnvi = 32
	niqflint = 170		# NFLIQ_UNIFIED + NLFIQ_WD
	nethctrl = 100		# NETHCTRL_UNIFIED + NETHCTRL_WD
	neq = 256		# NEQ_UNIFIED + NEQ_WD
	nexactf = 256		# NMPSTCAM_UNIFIED
	nrawf = 2
	nqpcq = 12288
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nclip = 384		# number of clip region entries
	nfilter = 368		# number of filter region entries
	nserver = 128		# number of server region entries
	nhash = 14336		# number of hash region entries
	protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
	tp_l2t = 4096
	tp_ddp = 1
	tp_ddp_iscsi = 1
	tp_stag = 5
	tp_pbl = 34
	tp_rq = 10


[function "6"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NPORTS
	niqflint = 34		# NPORTS*NCPUS + NMSIX_EXTRA
	nethctrl = 32		# NPORTS*NCPUS
	neq = 66		# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
	nexactf = 32		# NPORTS + adding 28 exact entries for FCoE
				# which is OK since < MIN(SUM PF0..3, PF4)
				# and we never load PF0..3 and PF4 concurrently
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nhash = 2048
	tp_l2t = 4
	protocol = fcoe_initiator
	tp_ddp = 2
	fcoe_nfcf = 16
	fcoe_nvnp = 32
	fcoe_nssn = 1024


# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
#
[function "1023"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NVI_UNIFIED
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nexactf = 8		# NPORTS + DCBX +
	nfilter = 16		# number of filter region entries


# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
#
[function "0/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "1/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "2/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "3/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "4/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	rssnvi = 1
	niqflint = 11		# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
	nethctrl = 8		# 8 "Queue Sets"
	neq = 16		# 8 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = all 		# access to all ports
	nqpcq = 78
	protocol = ofld, rdmac


# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
#
# bg_mem:	%-age of mem to use for port/buffer group
# lpbk_mem:	%-age of port/bg mem to use for loopback
# hwm:		high watermark; bytes available when starting to send pause
#		frames (in units of 0.1 MTU)
# lwm:		low watermark; bytes remaining when sending 'unpause' frame
#		(in inuits of 0.1 MTU)
# dwm:		minimum delta between high and low watermark (in units of 100
#		Bytes)
#

[port "0"]
	dcb = ppp, dcbx		# configure for DCB PPP and enable DCBX offload
	dcb_dcbx_protocol = auto
	hwm = 60
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5

[port "1"]
	dcb = ppp, dcbx
	dcb_dcbx_protocol = auto
	hwm = 60
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5

[fini]
	version = 0x08000025
	checksum = 0x7632c817

# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 64
# Chelsio T5 SMB configuration file.
#
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.


# This file provides the default, power-on configuration for 4-port T5-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
#
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
#
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
#
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-3 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
#
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         8 Ingress Queue/MSI-X Vectors per application function
#
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
#


# Global configuration settings.
#
[global]
	rss_glb_config_mode = basicvirtual
	rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp

	rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key

	# PL_TIMEOUT register
	pl_timeout_value = 10000	# the timeout value in units of us

	# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
	# Page Size and a 64B L1 Cache Line Size. It programs the
	# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
	# If a Master PF Driver finds itself on a machine with different
	# parameters, then the Master PF Driver is responsible for initializing
	# these parameters to appropriate values.
	#
	# Notes:
	#  1. The Free List Buffer Sizes below are raw and the firmware will
	#     round them up to the Ingress Padding Boundary.
	#  2. The SGE Timer Values below are expressed below in microseconds.
	#     The firmware will convert these values to Core Clock Ticks when
	#     it processes the configuration parameters.
	#
	reg[0x1008] = 0x40010/0x21c70	# SGE_CONTROL
	reg[0x100c] = 0x22222222	# SGE_HOST_PAGE_SIZE
	reg[0x10a0] = 0x01040810	# SGE_INGRESS_RX_THRESHOLD
	reg[0x1044] = 4096		# SGE_FL_BUFFER_SIZE0
	reg[0x1048] = 65536		# SGE_FL_BUFFER_SIZE1
	reg[0x104c] = 1536		# SGE_FL_BUFFER_SIZE2
	reg[0x1050] = 9024		# SGE_FL_BUFFER_SIZE3
	reg[0x1054] = 9216		# SGE_FL_BUFFER_SIZE4
	reg[0x1058] = 2048		# SGE_FL_BUFFER_SIZE5
	reg[0x105c] = 128		# SGE_FL_BUFFER_SIZE6
	reg[0x1060] = 8192		# SGE_FL_BUFFER_SIZE7
	reg[0x1064] = 16384		# SGE_FL_BUFFER_SIZE8
	reg[0x10a4] = 0x00280000/0x3ffc0000 # SGE_DBFIFO_STATUS
	reg[0x1118] = 0x00002800/0x00003c00 # SGE_DBFIFO_STATUS2
	reg[0x10a8] = 0x402000/0x402000	# SGE_DOORBELL_CONTROL

	# SGE_THROTTLE_CONTROL
	bar2throttlecount = 500		# bar2throttlecount in us

	sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs

	
	reg[0x1124] = 0x00000400/0x00000400 # SGE_CONTROL2, enable VFIFO; if
					# SGE_VFIFO_SIZE is not set, then
					# firmware will set it up in function
					# of number of egress queues used

	reg[0x1130] = 0x00d5ffeb	# SGE_DBP_FETCH_THRESHOLD, fetch
					# threshold set to queue depth
					# minus 128-entries for FL and HP
					# queues, and 0xfff for LP which
					# prompts the firmware to set it up
					# in function of egress queues
					# used

	reg[0x113c] = 0x0002ffc0	# SGE_VFIFO_SIZE, set to 0x2ffc0 which
					# prompts the firmware to set it up in
					# function of number of egress queues
					# used 

	# enable TP_OUT_CONFIG.IPIDSPLITMODE
	reg[0x7d04] = 0x00010000/0x00010000

	# disable TP_PARA_REG3.RxFragEn
	reg[0x7d6c] = 0x00000000/0x00007000

	# enable TP_PARA_REG6.EnableCSnd
	reg[0x7d78] = 0x00000400/0x00000000

	# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
	reg[0x7dc0] = 0x042f8849	# TP_SHIFT_CNT

	# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
	# filter control: compact, fcoemask
	# server sram   : srvrsram
	# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
	#		  protocol, tos, vlan, vnic_id, port, fcoe
	# valid filterModes are described the Terminator 5 Data Book
	filterMode = fcoemask, fragmentation, mpshittype, macmatch, protocol, tos, port, fcoe

	# filter tuples enforced in LE active region (equal to or subset of filterMode)
	filterMask = protocol, fcoe

	# Percentage of dynamic memory (in either the EDRAM or external MEM)
	# to use for TP RX payload
	tp_pmrx = 20

	# TP RX payload page size
	tp_pmrx_pagesize = 64K

	# TP number of RX channels
	tp_nrxch = 0		# 0 (auto) = 1

	# Percentage of dynamic memory (in either the EDRAM or external MEM)
	# to use for TP TX payload
	tp_pmtx = 30

	# TP TX payload page size
	tp_pmtx_pagesize = 64K

	# TP number of TX channels
	tp_ntxch = 0		# 0 (auto) = equal number of ports

	# TP OFLD MTUs
	tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600

	# TP TCP hardware stack tuning
	tp_tcptuning = cluster	# wan, lan or cluster

	# TP_GLOBAL_CONFIG
	reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable

	# TP_PC_CONFIG
	reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError

	# TP_PARA_REG0
	reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6

	# ULPRX iSCSI Page Sizes
	reg[0x19168] = 0x04020100 # 64K, 16K, 8K and 4K

	# MC configuration
	mc_mode_brc[0] = 1		# mc0 - 1: enable BRC, 0: enable RBC
	mc_mode_brc[1] = 1		# mc1 - 1: enable BRC, 0: enable RBC

	# ULP_TX_CONFIG
	reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
					    # TPT error.

# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
#
# NMSIX = 1088			# available MSI-X Vectors
# NVI = 128			# available Virtual Interfaces
# NMPSTCAM = 336		# MPS TCAM entries
#
# NPORTS = 4			# ports
# NCPUS = 8			# CPUs we want to support scalably
# NFUNCS = 3			# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16		# available 320b entries in rss secret table

# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
#
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
#
# NVI_NIC = 4			# NIC access to NPORTS
# NFLIQ_NIC = 32		# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32		# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64			# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16		# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32		# NIC MSI-X Interrupt Vectors (FLIQ)
#
# NVI_OFLD = 0			# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16		# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0		# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16			# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0		# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16		# Offload MSI-X Interrupt Vectors (FLIQ)
#
# NVI_RDMA = 0			# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4		# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0		# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4			# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0		# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4		# RDMA MSI-X Interrupt Vectors (FLIQ)
#
# NEQ_WD = 128			# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64		# Wire Direct TX Queues
# NFLIQ_WD = 64	`		# Wire Direct Ingress Queues with Free Lists
#
# NVI_ISCSI = 4			# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4		# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0		# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4			# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4		# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4		# ISCSI MSI-X Interrupt Vectors (FLIQ)
#
# NVI_FCOE = 4			# FCOE access to NPORTS
# NFLIQ_FCOE = 34		# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32		# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66			# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 		# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34		# FCOE MSI-X Interrupt Vectors (FLIQ)

# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
#
# NFLIQ_EXTRA = 6		# "extra" Ingress Queues 2*NFUNCS (Firmware and
# 				#   Forwarded Interrupts
# NMSIX_EXTRA = 6		# extra interrupts 2*NFUNCS (Firmware and
# 				#   General Interrupts

# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
#
# NVI_HYPERV = 16		# VMs we want to support
# NVIIQ_HYPERV = 2		# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40		# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32		# VIQs Free Lists
# NMPSTCAM_HYPERV = 16		# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8		# NCPUS Forwarded Interrupt Queues

# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
#
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
#
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
#
# NMSIX_UNIFIED = 128
#
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
#
# NMSIX_STORAGE = 32

# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
#

# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
#
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
#
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
#
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
#
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
#
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
#
# PF0_INT = 8			# NCPUS
# PF1_INT = 8			# NCPUS
# PF2_INT = 8			# NCPUS
# PF3_INT = 8			# NCPUS
# PF0_3_INT = 32		# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# 
# PF4_INT = 128			# NMSIX_UNIFIED
# PF5_INT = 32			# NMSIX_STORAGE
# PF6_INT = 32			# NMSIX_STORAGE
# PF7_INT = 0			# Nothing Assigned
# PF4_7_INT = 192		# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# 
# PF0_7_INT = 224		# PF0_3_INT + PF4_7_INT
# 
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
#
# NVF = 16


# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
#
[function "4"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 34		# NVI_UNIFIED
	rssnsecret = 16		# all 16 table entries to PF 4
	rssnvi = 32
	niqflint = 170		# NFLIQ_UNIFIED + NLFIQ_WD
	nethctrl = 100		# NETHCTRL_UNIFIED + NETHCTRL_WD
	neq = 256		# NEQ_UNIFIED + NEQ_WD
	nexactf = 128		# NMPSTCAM_UNIFIED
	nqpcq = 12288 
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nclip = 32		# number of clip region entries
	nfilter = 368		# number of filter region entries
	nserver = 128		# number of server region entries
	nhash = 14336		# number of hash region entries
	protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
	tp_l2t = 4096
	tp_ddp = 1
	tp_ddp_iscsi = 1
	tp_stag = 5 
	tp_pbl = 34 
	tp_rq = 10


[function "6"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NPORTS
	niqflint = 34		# NPORTS*NCPUS + NMSIX_EXTRA
	nethctrl = 32		# NPORTS*NCPUS
	neq = 66		# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
	nexactf = 32		# NPORTS + adding 28 exact entries for FCoE
				# which is OK since < MIN(SUM PF0..3, PF4)
				# and we never load PF0..3 and PF4 concurrently
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nhash = 2048
	tp_l2t = 4
	protocol = fcoe_initiator
	tp_ddp = 2
	fcoe_nfcf = 16
	fcoe_nvnp = 32
	fcoe_nssn = 1024


# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
#
[function "1023"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NVI_UNIFIED
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nexactf = 8		# NPORTS + DCBX +
	nfilter = 16		# number of filter region entries


# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
#
[function "0/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "1/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "2/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "3/*"]		# NVF
	nvi = 1			# 1 port
	rssnvi = 0


[function "4/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	rssnvi = 1
	niqflint = 11		# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
	nethctrl = 8		# 8 "Queue Sets"
	neq = 16		# 8 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = all 		# access to all ports
	nqpcq = 78
	protocol = ofld, rdmac


# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
#
# bg_mem:	%-age of mem to use for port/buffer group
# lpbk_mem:	%-age of port/bg mem to use for loopback
# hwm:		high watermark; bytes available when starting to send pause
#		frames (in units of 0.1 MTU)
# lwm:		low watermark; bytes remaining when sending 'unpause' frame
#		(in inuits of 0.1 MTU)
# dwm:		minimum delta between high and low watermark (in units of 100
#		Bytes)
#

[port "0"]
	dcb = ppp, dcbx		# configure for DCB PPP and enable DCBX offload
	dcb_dcbx_protocol = auto
	bg_mem = 25
	lpbk_mem = 25 
	hwm = 30
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5


[port "1"]
	dcb = ppp, dcbx
	dcb_dcbx_protocol = auto
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5


[port "2"]
	dcb = ppp, dcbx
	dcb_dcbx_protocol = auto
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5


[port "3"]
	dcb = ppp, dcbx
	dcb_dcbx_protocol = auto
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30
	dcb_app_tlv[0] = 0x8906, ethertype, 3
	dcb_app_tlv[1] = 0x8914, ethertype, 3
	dcb_app_tlv[2] = 3260, socketnum, 5

[fini]
	version = 0x08000025
	checksum = 0xd24280b8

# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 64
@FlHH�\$WH�� H��H���H��H����H�\$0H�� _��H��H��tH�2��-�+H;�tH��H��ù�)���1�1X�02�02�1*22�1h2r2�1�1�2�142J2t1V1@1StorPortInitializeStorPortGetPhysicalAddressStorPortGetUncachedExtensionStorPortNotificationstorport.sysDbgPrintKeStallExecutionProcessor�KeQueryTimeIncrement�_vsnprintfntoskrnl.exeHAL.DLLmemcpy_sstrcmp
StorPortGetBusData-StorPortSetBusDataByOffset�isspaceExAllocatePoolWithTagExFreePoolWithTag�0�	H`@��4VS_VERSION_INFO��d
@'?StringFileInfo�040904B0NCompanyNameChelsio Communicationsh FileDescriptionChelsio iSCSI Crash Dump Driver6FileVersion6.11.4.100:
InternalNamecht4dx64.sys�>LegalCopyrightCopyright � 2016 Chelsio Communications. All rights reserved.B
OriginalFilenamecht4dx64.sys~/ProductNameChelsio Communications iSCSI Crash Dump DriverFProductVersion10.0.10011.16384DVarFileInfo$Translation	�����h������� `�h�p�x���������P�8�X�x��������8�X�x�����ة��8�X�x�����ت���8�X�x�����ث���8�X�x�����ج���8�X�x�����ح�8�X�x�����خ���8�X�x�����د��`��8�X�x�����ؠ���8�X�x��������X�x���Ȣآ���8�X�x�����أ(�H�X���ؤ���8�X�x��������8�X�x�����ئ���8�X�x�����ا���8�X�x�����ب���8�X�����ة�8�X�x���ت���8�X�x�����ث�8�X�x��������8�X�x���ح���8�X�����خ���X�����د��p��8�X�����ؠ���8�x�������8�x���آ��X�x���أ���8�x�����ؤ���8�X�x�����إ���8�X�x�����ئ���8�X�x�����ا���(�8�x���0�8�@�H�P�X�`�h�p�x�������������������ȩЩة������ �(�0�8�@�H�P�X�`�h�p�x�������������������ȪЪت������ �(�0�8�@�H�P�X�`�h�p�x�������������������ȫЫث������ �(�0�8�@�H�P�X�`�h�p�x�������������������ȬЬج������0�8�@�H�P�X�`�h�P!0�!D	*�H��
��!50�!110
	`�He0\
+�7�N0L0
+�70	���010
	`�He uX�8�|!�0�_R�d��o�B�w��ʼ:�}��
�0�0��3�,E�E�HD�0
	*�H��
0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1.0,U%Microsoft Windows Production PCA 20110
201215212914Z
211202212914Z0p10	UUS10U
Washington10URedmond10U
Microsoft Corporation10UMicrosoft Windows0�"0
	*�H��
�0�
���M�H�o]�ԫp��D�՝և�6�*/^�bn��Pb�`"3��5L�� ����%�AC�%m�����YsaY2��)�p�0������y�	o��k�#7�|]�9O+�ĭ��m.�@�O��ˊ:H���@�!�]9��^L�
��e!*r�Q�m��g�n3����v�+��C�
z�~�[-~@�i7�P�ո�'=���rl"�,�^��ɢ6����&Q{����1��#l�&�\̎�":������0�~0U%0
+�7
+0U��h\��2��)B��Y*30TUM0K�I0G1-0+U$Microsoft Ireland Operations Limited10U
229879+4633440U#0��)9�ėx͐��O��|U�S0TUM0K0I�G�E�Chttp://www.microsoft.com/pkiops/crl/MicWinProPCA2011_2011-10-19.crl0a+U0S0Q+0�Ehttp://www.microsoft.com/pkiops/certs/MicWinProPCA2011_2011-10-19.crt0U�00
	*�H��
�6�Ǻp��8���n�5%�KR]��U��n6�\�w�9
,���JX|f���m��O=3�g�x�5�4����L�E��5��޶�@�[���_�O>��S�O�\M�g�T�[�k
Dz+,�73��Z���7�m���J�L}(��|�VC�#���{g�6#�O�_z��ц<����]�겥~+���ڍo>��3=�j�a��{���B�T�x�Ҟ����㞼CI*
��f�gX��\\��0��0���
avV0
	*�H��
0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1200U)Microsoft Root Certificate Authority 20100
111019184142Z
261019185142Z0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1.0,U%Microsoft Windows Production PCA 20110�"0
	*�H��
�0�
�����.	����i�!�i33��T����� ��ҋ�8����-|by��J?5 p���k�6u�1ݍp��7�tF�([�`#,��G�g�Q'�r��ɹ;S5|���'�����#	o�F��n�<A�ˣ?]jM�i%(\6��C
��������['�'x0�[*	k"�S`,�hS��I�a��h	sD]}�T+�y��5]l+\μ�#�on�&�6�O�'��2;A�,���w�TN�\�e�C���mw�Z$�H��C0�?0	+�70U�)9�ėx͐��O��|U�S0	+�7
SubCA0U�0U�0�0U#0��Vˏ�\bh�=��[�Κ�0VUO0M0K�I�G�Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z+N0L0J+0�>http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0
	*�H��
��|qQ�y�n��9>�<Rn+?s��h�H�4M��&�1F�ay�8.Ek��(�����	��L
6fj���������@26v�Zƿ���Ӭ�h�b��TlP0X��|���N���|�sW�R!s4Z�V��	����~�����?�rS��c��=1e�������=����BА�_T���G�o�sNA�@�_�*��s�!(���s9_>�\`����	���Q�fG���=�*hw��Lb{��Ǻz�4Kbz����J7�-�W|�=ܸZ��ij�:��n�i!7ށ�ugӓW^)9��-���Es[���z��FX�^���g�l5��?$�5�
u�V��x,��Ј���ߺ~,c��#!�xl�X6+�̤��-����@�E�Ί\k>��p*
j�_G��c
2��6*pZ�BYqKW�~���!<��Ź���E��� ����ŕ�]b֠c �uw}=�E�����W�o3��w�bY~1��0��0��0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1.0,U%Microsoft Windows Production PCA 20113�,E�E�HD�0
	`�He��0	*�H��
	1
+�70
+�710
+�70/	*�H��
	1" 'B�!�kl$Fֆh��0og��s��k�Ssu��0<
+�7
1.,742bF0ApoWufaKALDYCqQhoYygmkA4TKjLM23FneOQU=0Z
+�71L0J�$�"Microsoft Windows�"� http://www.microsoft.com/windows0
	*�H��
����1L�	a�����J�m+��OCi@YJ�MZ�b�?[�L�:aSi���!�Z:m�א�e7,h!;	���Ǘ��c!R��B��Bs�aW�/]�
�oR
JƉv�9T��g�բ�Vuʒ�k�u�Z�K��#��Pg���/S_����n���?Q	�8�'m'�fO�q��QX�`�	��z�JUP5(�n3��!a�C����GwR$=l}
6���',Q�����~B�xQ�׮dc�Я1i�;�7��0&���0��
+�71��0��	*�H��
���0��10
	`�He0�Y*�H��
	��H�D0�@
+�Y
010
	`�He m7�U��|��m|��j`0%���/�
�ހ�`cK��20210508051142.715Z0��ؤ��0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1-0+U$Microsoft Ireland Operations Limited1&0$UThales TSS ESN:E041-4BEE-FA7E1%0#UMicrosoft Time-Stamp Service��M0��0��37A�C�Z[o�70
	*�H��
0|10	UUS10U
Washington10URedmond10U
Microsoft Corporation1&0$UMicrosoft Time-Stamp PCA 20100
201015172814Z
220112172814Z0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1-0+U$Microsoft Ireland Operations Limited1&0$UThales TSS ESN:E041-4BEE-FA7E1%0#UMicrosoft Time-Stamp Service0�"0
	*�H��
�0�
���i�%�q��)!O8�>���R2
Tcю/���̤6�����Α�vn_H^�]�/�$�S߽�:�ߎ��C&ÿ�UO��1�do��@w�ͲP���Zˌ���y1�l��9a��ƃ(
��ʠ�QЬ����=��U��1c@�	C���$"����`َ�P/C��rN{�%_��T-�!����fW|��bl�����|��E);CȠ_�(p�Ζ|q����y��)�)��A�2�0���=���ࣾA��0�0U
`�s��`c�ĝ�;,�Oe0U#0��c:\�1��C{|F�3hZ�mU0VUO0M0K�I�G�Ehttp://crl.microsoft.com/pki/crl/products/MicTimStaPCA_2010-07-01.crl0Z+N0L0J+0�>http://www.microsoft.com/pki/certs/MicTimStaPCA_2010-07-01.crt0U�00U%0
+0
	*�H��
���S�}�nF�6��mJ�j��O��u��!�Z��]�c��(��?�z�p[�n�T��
{`��9�$�"�Ұ`�/�EF�DF�����H�@�ȋ�f�"�1��*<��?�Np�hLh��:�}�N��P���N���N�f�Ye�� ^�y�oL�x.�KW��̈́���{��mb��	�����������ϗ<T�R8JA呝�v�0��4�W;��8��?�owG���~m��SD�9�t0�q0�Y�
a	�*0
	*�H��
0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1200U)Microsoft Root Certificate Authority 20100
100701213655Z
250701214655Z0|10	UUS10U
Washington10URedmond10U
Microsoft Corporation1&0$UMicrosoft Time-Stamp PCA 20100�"0
	*�H��
�0�
��
�w�: ����i�ktTե
����|hK,_���a�v�>f+[�S'1A��	�|a0Y�0D�`��TC�M�8�Bݓ��s0W&��E
��G�Ϳ$`2X`F�XG�2�tag�_�T�ϓL��Ħ]�an(������a�F�'$gr!��Kd�Pb�]�w=�Wu���BM@Q��>g�f��D~��K�n�ʱ��z*
1��N���5�x���<�/D����d��� 	�x����D]^�O"M���0��0	+�70U�c:\�1��C{|F�3hZ�mU0	+�7
SubCA0U�0U�0�0U#0��Vˏ�\bh�=��[�Κ�0VUO0M0K�I�G�Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z+N0L0J+0�>http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0��U ���0��0��	+�7.0��0=+1http://www.microsoft.com/PKI/docs/CPS/default.htm0@+042 Legal_Policy_Statement. 0
	*�H��
��Q
���?�q=���!o���1����Wm0���f�j���x�Ǩ�%��kTW+Q�D��S���`�v�@@A��\�\�^5�$VKt�Bȯ���7}Z?�yJ�R�8�/y�e٩�k����zoK0D$"<�����Y)����p�2J'�U�/���3�b_��W@��Ιf���jb��J�&�9�Jqc�{!mÜ��<�}�j�x�m���8ؔ�ƥ
������B�����"8 �%�d��~cY%z.9Wv�q����a�˚�G����ͧ��}���;q	�]t�"aڰPo�����1��:�eGx�H���r~akow��˧	�9����؂�r�����*T9�[��
U�z�s;�-��3.)��/T'!�ȬN�(���ۖ��B���AM�*��f0ӻt2K�c{���/�!�Y���D<�Pqס��U�i�W���0����M�
�]O�8/��X.�
�P5��	'ճ~5��6��_��t�I���0�@0���ؤ��0��10	UUS10U
Washington10URedmond10U
Microsoft Corporation1-0+U$Microsoft Ireland Operations Limited1&0$UThales TSS ESN:E041-4BEE-FA7E1%0#UMicrosoft Time-Stamp Service�#
0+껨98�\�!;�mAkn�s����0���~0|10	UUS10U
Washington10URedmond10U
Microsoft Corporation1&0$UMicrosoft Time-Stamp PCA 20100
	*�H��
�@��0"20210508115829Z20210509115829Z0w0=
+�Y
1/0-0
�@��0
H�0R0
�A�e06
+�Y
1(0&0
+�Y
�
0� �
0��0
	*�H��
���
�@H���w{֢�!Tq���B�N�SJڔ<9+�/ѝS��HS�L�G�nX2}⠐��`N���"͕�oS
桃}�����m���0���H��/j*�]ʒ7�gՅ������)$��h1�
0�	0��0|10	UUS10U
Washington10URedmond10U
Microsoft Corporation1&0$UMicrosoft Time-Stamp PCA 201037A�C�Z[o�70
	`�He��J0	*�H��
	1
*�H��
	0/	*�H��
	1" ��_]t�c�W5������pe���f����h0��*�H��
	/1��0��0��0�� Y~����"����a�;�O���B$�(0��0���~0|10	UUS10U
Washington10URedmond10U
Microsoft Corporation1&0$UMicrosoft Time-Stamp PCA 201037A�C�Z[o�70" X"kZ)�r���R
1�v��o�K�0�uǥ��;E0
	*�H��
���4�IZ�e��w3�B\��^~�H�:1�Ad��[��aΡ�u�aJ�yl�x��:5�Щ��y���N��]�2�R���;�=���`�rh����bo�58�%���I�lDP��}�:�;6x�3��r�-:ppf���f@�8̎�o��}#%�9���赲����X�gI�� X|~I��S]=�M�W�,-��I��@y)�m�Y�6�r��Tu�zI��IGm�����'�J�j��ݴ`�c��ox
�-���f